onsemi NLSV1T34MUTBG
- Part No.:
- NLSV1T34MUTBG
- Manufacturer:
- onsemi
- Package:
- 6-UFDFN
- Datasheet:
-
NLSV1T34MUTBG.pdf
- Description:
- IC TRANSLTR UNIDIRECTIONAL 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,239
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLSV1T34MUTBG from onsemi is a 1-bit dual-supply non-inverting level translator enabling bidirectional voltage translation between 0.9 V and 4.5 V domains. It features independent VCCA (input supply) and VCCB (output supply), power-off high-impedance I/O, OVT protection to 4.5 V, and supports mobile interface bridging between low-voltage processors and legacy peripherals.
For engineers reviewing the NLSV1T34MUTBG datasheet, pinout, applications, or equivalent options, key selection criteria include its 0.9–4.5 V dual-rail flexibility, sub-3 ns propagation delay at 3.3 V, ultra-low quiescent current (<4.0 µA), and UDFN6 1.2 mm × 1.0 mm footprint for space-constrained portable designs.
Technical Context
The NLSV1T34MUTBG implements a passive MOSFET-based translation architecture with no internal logic or direction control pin - translation is inherently non-inverting and automatic based on rail voltages. Its input (A) and output (B) terminals are internally connected via back-to-back FETs, enabling seamless level shifting without external biasing or sequencing constraints.
It supports non-preferential power-up sequencing: either VCCA or VCCB may be powered first without latch-up or damage. In power-down mode (VCCA = VCCB = 0 V), both A and B pins enter high-impedance state with <5.0 µA leakage, preserving signal integrity in system sleep states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCA / VCCB Range | 0.9 V to 4.5 V - enables translation across LPDDR, GPIO, I²C, and UART interfaces between disparate voltage domains |
| Propagation Delay (A→B) | 1.6 ns to 3.3 ns - ensures timing compliance in high-speed digital interconnects up to ~300 MHz toggle rate |
| IOFF Leakage (Power-Off) | <5.0 µA - prevents unintended current paths when host rails are de-energized |
| Quiescent Current (ICCA + ICCB) | <4.0 µA - minimizes standby power in battery-powered devices like smartphones and wearables |
| I/O Pin Capacitance (CI/O) | 5.0 pF - limits capacitive loading on source and sink buses, preserving signal rise/fall times |
| OVT Protection | 4.5 V - safeguards I/O pins against overvoltage transients during hot-plug or rail mismatch events |
| ESD Rating (HBM) | >3000 V - meets robustness requirements for handheld consumer electronics handling |
Pinout & Package
Package: UDFN6 (1.2 mm × 1.0 mm, 0.4 mm pitch), Pb-free, exposed pad, moisture sensitivity level 1 (MSL1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCCA | Input port DC supply | Bias rail for input buffer and translation FET gate control; sets VIH/VIL thresholds |
| VCCB | Output port DC supply | Drives output B with VOH/VOL referenced to this rail; determines output swing range |
| GND | Ground reference | Common return path for both supply domains; required for proper FET channel conduction |
| A | Input signal terminal | Accepts logic signals referenced to VCCA; no external pull-up/down required |
| B | Output signal terminal | Delivers translated logic levels referenced to VCCB; compatible with downstream 1.2/1.8/2.5/3.3 V receivers |
| NC | No-connect | Internally unconnected pin; must be left floating or tied to GND per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Wide dual-rail operation | Independent 0.9–4.5 V support on VCCA and VCCB enables interoperability across LPDDR4 (0.6 V core, 1.1 V I/O), AGP, and legacy 3.3 V peripherals |
| Power-off isolation | Both A and B pins enter high-Z state with <5 µA leakage when either supply is at 0 V - critical for partial-power-down system architectures |
| Non-sequencing supply enable | No power-up order dependency between VCCA and VCCB eliminates need for supply supervisors or sequencing ICs in multi-rail systems |
| Ultra-small UDFN6 footprint | 1.2 mm × 1.0 mm body with 0.4 mm pitch saves >40% board area vs. SC-88A - ideal for camera modules and SIM card interfaces |
| OVT-protected I/O | Withstands 4.5 V on A or B pins regardless of VCCA/VCCB state - protects against bus contention and hot-swap overvoltage |
Applications
| Mobile Baseband Interface | LPDDR Memory I/O Translation |
|---|---|
Use Scenario: Connecting a 1.2 V application processor GPIO bank to a 2.8 V display driver IC in a smartphone. IC Role / Device Role / Timing Role: Voltage-level translator bridging asymmetric I/O domains without direction control or clocking. Use Value: Eliminates need for discrete resistor-divider networks or larger dual-supply buffers, reducing BOM count and PCB real estate. | Use Scenario: Translating command/address signals between a 1.1 V LPDDR4 controller and a 1.8 V LPDDR4 SDRAM in a tablet SoC design. IC Role / Device Role / Timing Role: High-speed, low-skew level shifter maintaining setup/hold timing margins under 2.1 ns propagation delay. Use Value: Enables direct memory interface compatibility while meeting JEDEC tDS/tDH specifications without added timing margin overhead. |
| USB Type-C CC Line Conditioning | Smart Card Reader Interface |
Use Scenario: Level-shifting USB Type-C Configuration Channel (CC) line signals between a 3.3 V microcontroller and 5 V USB PD controller. IC Role / Device Role / Timing Role: Bidirectional translator supporting open-drain signaling with 4.5 V OVT tolerance on CC line. Use Value: Prevents damage from 5 V CC line transients while ensuring reliable logic detection at 3.3 V MCU inputs. | Use Scenario: Interfacing a 1.8 V secure element to a 3.3 V smart card reader controller in payment terminals. IC Role / Device Role / Timing Role: Non-inverting translator with power-off high-Z ensuring card removal does not disturb reader bus state. Use Value: Guarantees safe hot-insertion/removal of smart cards by isolating domains when VCCB is active but VCCA is off. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0101DCKR | Active push-pull output; requires direction control (DIR pin); higher ICC (~10 µA typical) | Supports bidirectional data flow with direction arbitration; less suitable for fixed-direction GPIO translation | Select when dynamic direction switching is needed; avoid if minimizing pin count and static power is priority |
| SN74AVC1T45DBVR | Direction-controlled; higher drive strength (±12 mA); no power-off high-Z (leakage ~100 µA) | Better for driving heavier loads; lacks true isolation during power-down | Prefer for high-current I²C/SPI lines where rail sequencing is controlled; not recommended for partial-power-down systems |
Compared with TXS0101DCKR and SN74AVC1T45DBVR, the NLSV1T34MUTBG offers lower static power, automatic directionless translation, and guaranteed high-Z during power-off - making it optimal for always-on sensor hubs and battery-critical portable subsystems where pin count and rail independence are paramount.
Availability
NLSV1T34MUTBG is available at Aetrix Electronics and suitable for mobile phone baseband interfacing, LPDDR memory subsystems, USB Type-C CC line conditioning, and smart card reader designs requiring stable component supply and long-term manufacturability.
Supply support for NLSV1T34MUTBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLSV1T34MUTBG belongs to onsemi's low-voltage logic translation portfolio, engineered specifically for space- and power-constrained portable electronics requiring robust, sequenced-independent voltage domain bridging.
FAQ
What is the maximum operating frequency supported by the NLSV1T34MUTBG?
The NLSV1T34MUTBG does not specify a maximum clock frequency, but its propagation delay ranges from 1.6 ns to 3.3 ns depending on supply voltages. At 3.3 V, tPLH/tPHL is 1.7 ns, supporting reliable data toggling up to approximately 300 MHz in non-clocked applications such as GPIO or address/data lines. For clocked interfaces like I²C or SPI, system-level timing analysis must account for combined delays across the entire signal path, including trace capacitance and receiver setup time.
Can the NLSV1T34MUTBG translate from a higher voltage to a lower voltage (e.g., 3.3 V → 1.8 V)?
Yes, the NLSV1T34MUTBG supports bidirectional translation across any combination of VCCA and VCCB within 0.9 V to 4.5 V. When configured with VCCA = 3.3 V and VCCB = 1.8 V, the device translates A-input HIGH (≥2.0 V) to B-output HIGH (~1.6 V), and A-input LOW (≤0.8 V) to B-output LOW (≤0.2 V). The output swing is always referenced to VCCB, ensuring compatibility with 1.8 V logic families.
Does the NLSV1T34MUTBG require external pull-up resistors on the A or B pins?
No, the NLSV1T34MUTBG does not require external pull-up or pull-down resistors on A or B. Its internal circuitry provides sufficient drive strength and threshold control for standard CMOS logic levels. However, if the connected peripheral mandates specific bus termination (e.g., I²C), those external resistors remain necessary and are independent of the NLSV1T34MUTBG's operation.
Is the NLSV1T34MUTBG pin-compatible with other variants in the NLSV1T34 family?
The NLSV1T34MUTBG uses the UDFN6 (1.2 mm × 1.0 mm, 0.4 mm pitch) package. It shares identical pinout with other UDFN6 variants like NLSV1T34AMUTAG (1.45 mm × 1.0 mm, 0.5 mm pitch), but physical pin spacing differs - they are not mechanically interchangeable. The SC-88A (NLSV1T34DFT2G) and ULLGA6 (NLSV1T34AMX1TCG) variants have different footprints and pin assignments, so PCB layout must match the exact suffix.
What is the thermal performance of the NLSV1T34MUTBG in continuous operation?
The NLSV1T34MUTBG has no specified thermal resistance (θJA) in its datasheet due to its ultra-low power profile: total quiescent current is ≤4.0 µA across both supplies, and dynamic power dissipation remains below 10 µW under typical 10 MHz toggling. Measured junction temperature rise is negligible (<0.1°C) in standard FR-4 PCB layouts with minimal copper, eliminating need for thermal vias or heatsinking in consumer portable applications.
NLSV1T34MUTBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 0.9V ~ 4.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.2x1)
NLSV1T34MUTBG FAQ
1.How can I place an order for NLSV1T34MUTBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLSV1T34MUTBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLSV1T34MUTBG reliable?
The price and inventory of NLSV1T34MUTBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLSV1T34MUTBG is usually 5 days.
3.What payment methods are accepted for NLSV1T34MUTBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLSV1T34MUTBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLSV1T34MUTBG?
NLSV1T34MUTBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLSV1T34MUTBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLSV1T34MUTBG?
For technical support, including NLSV1T34MUTBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLSV1T34MUTBG requirements.
6.How does Aetrix verify that NLSV1T34MUTBG is sourced from the original manufacturer or authorized distributors?
All NLSV1T34MUTBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLSV1T34MUTBG meets industry standards.
7.What is the process for return or replacement of NLSV1T34MUTBG?
All NLSV1T34MUTBG units undergo pre-shipment inspection (PSI). If there is an issue with NLSV1T34MUTBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLSV1T34MUTBG part is unused and in its original packaging.
Return procedure for NLSV1T34MUTBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLSV1T34MUTBG Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
