onsemi NLU1G00AMUTCG
- Part No.:
- NLU1G00AMUTCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-UFDFN
- Datasheet:
-
NLU1G00AMUTCG.pdf
- Description:
- IC GATE NAND 1CH 2-INP 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:69,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLU1G00AMUTCG from onsemi is a single 2-input NAND gate in ultra-small UDFN6 (1.45 × 1.0 mm) package, designed for space-constrained logic interfacing. It operates from 1.65 V to 5.5 V, delivers 3.5 ns typical propagation delay at 5.0 V, supports ±12.5 mA output drive, and features overvoltage-tolerant (OVT) I/O pins up to 7.0 V - enabling robust level-shifting in mixed-voltage systems such as portable sensor hubs.
For engineers reviewing the NLU1G00AMUTCG datasheet, pinout, applications, or equivalent options, key selection criteria include its OVT input/output capability, ultra-low quiescent current (1.0 µA max), UDFN6 footprint compatibility, and guaranteed operation across −55°C to +125°C industrial temperature range.
Technical Context
The NLU1G00AMUTCG implements standard CMOS NAND logic with balanced tPLH/tPHL propagation delays and internal input protection diodes. Its overvoltage-tolerant architecture allows safe operation when input or output voltages exceed VCC - critical for hot-swap and voltage-rail sequencing scenarios.
It uses a dual-rail compatible design: inputs accept 0–7.0 V regardless of VCC (1.65–5.5 V), outputs swing rail-to-rail, and power-down protection prevents back-driving current during supply brownout - all verified per JEDEC JESD78 latch-up testing at ±500 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains |
| tPD (Typ) | 3.5 ns @ VCC = 5.0 V, CL = 15 pF - enables high-speed signal conditioning in timing-critical paths |
| IO Max | ±12.5 mA - sufficient to directly drive LED indicators or interface with standard CMOS/TTL loads |
| VI/O Tolerance | −0.5 V to +7.0 V - eliminates need for external level-shifters when interfacing with higher-voltage peripherals |
| ICC (Max) | 10 µA @ TA = 25°C - ensures ultra-low static power in battery-powered wake-up logic circuits |
| Operating Temp | −55°C to +125°C - qualified for under-hood automotive, industrial control, and outdoor IoT edge nodes |
Pinout & Package
Package: UDFN6 (1.45 mm × 1.0 mm, 0.5 mm pitch), exposed thermal pad, Pb-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference for logic and power return path; connects to PCB thermal pad for thermal dissipation |
| 2 | IN B | Second NAND input; OVT structure accepts up to 7.0 V independent of VCC |
| 3 | IN A | Primary NAND input; identical OVT behavior and input leakage < ±1.0 µA |
| 4 | NC | No-connect terminal; must be left floating or tied to GND per layout guidelines |
| 5 | OUT Y | NAND output; rail-to-rail CMOS swing with ±12.5 mA sink/source capability |
| 6 | VCC | Positive supply; decoupling capacitor (0.1 µF) required within 2 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| Overvoltage-Tolerant I/O | Input and output pins withstand −0.5 V to +7.0 V regardless of VCC - enables direct connection to 5 V or 3.3 V peripherals without level shifters |
| Ultra-Small Footprint | UDFN6 package (1.45 × 1.0 mm) saves >60% board area vs. SOT-23-5, ideal for wearables and compact modules |
| Power-Down Protection | Inputs remain high-impedance and non-backdriving when VCC = 0 V - prevents unintended current flow during power sequencing |
| Industrial Temperature Range | Guaranteed functionality from −55°C to +125°C - validated for engine control units, motor drives, and outdoor gateways |
Applications
| Automotive Body Control Module | Industrial Sensor Interface |
|---|---|
Use Scenario: Signal conditioning for door lock actuator enable logic where microcontroller runs at 3.3 V but solenoid driver IC requires 5 V-compatible enable signals. IC Role / Device Role / Timing Role: Level-shifting NAND gate providing noise-immune enable gating between disparate voltage domains. Use Value: Eliminates discrete resistor-divider or dedicated level shifter, reducing BOM count and PCB area while maintaining OVT fault tolerance. | Use Scenario: Debouncing and combining multiple limit switch inputs in a PLC I/O module operating across −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Single-gate logic combiner with guaranteed propagation delay ≤9.0 ns over full temperature range. Use Value: Enables deterministic response time for safety-critical position detection without adding FPGA or MCU overhead. |
| Portable Medical Wearable | Smart Home Hub Power Sequencing |
Use Scenario: Wake-up logic for low-power ECG front-end ASIC, activated by either button press or motion sensor interrupt. IC Role / Device Role / Timing Role: Dual-input NAND configured as OR gate (via inverted inputs) to merge asynchronous wake events. Use Value: Ultra-low ICC (≤10 µA) preserves battery life; OVT inputs tolerate 5 V USB charging voltage spikes during active monitoring. | Use Scenario: Controlled power-up sequence for Wi-Fi SoC and audio codec in voice assistant hub, ensuring proper reset timing. IC Role / Device Role / Timing Role: Glue logic element generating delayed enable signal using RC network + NAND gate hysteresis. Use Value: Replaces larger logic ICs or discrete transistors; UDFN6 footprint aligns with high-density HDI PCB stackups. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2-input NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G00DBVR | Same UDFN6 footprint (1.45 × 1.0 mm), but rated only to 5.5 V VIO max; no OVT - inputs fail above VCC + 0.5 V | Limited to single-rail 3.3 V/5 V systems; unsuitable for mixed-voltage hot-swap interfaces | Select when cost is primary constraint and OVT is unnecessary |
| 74LVC1G00GW,125 | SC-70-5 package (2.0 × 1.25 mm); same 1.65–5.5 V VCC range but VIO max = VCC + 0.3 V | Requires 65% more board area; lacks OVT and industrial temp rating (−40°C to +125°C only) | Choose if legacy SC-70 placement is mandated and thermal margin is adequate |
Compared with SN74LVC1G00DBVR and 74LVC1G00GW,125, the NLU1G00AMUTCG uniquely provides overvoltage-tolerant I/O up to 7.0 V and extended −55°C operation - making it the only option for automotive body electronics and industrial field sensors requiring fault-resilient logic interfacing.
Availability
NLU1G00AMUTCG is available at Aetrix Electronics and suitable for automotive body control modules, industrial sensor interfaces, portable medical wearables, and smart home hub power sequencing requiring stable component supply and long-term manufacturability.
Supply support for NLU1G00AMUTCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.
The NLU1G00AMUTCG belongs to the MiniGate™ logic family - engineered specifically for ultra-compact, high-reliability logic functions in harsh environments, with emphasis on overvoltage resilience and minimal footprint.
FAQ
What is the maximum input voltage the NLU1G00AMUTCG can tolerate?
The NLU1G00AMUTCG supports DC input voltages from −0.5 V to +7.0 V on all pins - independent of VCC level. This overvoltage tolerance is verified per JEDEC JESD78 and allows safe interfacing with 5 V peripherals even when powered from 1.8 V or 3.3 V supplies. The NLU1G00AMUTCG maintains functional integrity and avoids latch-up under these conditions.
Does the NLU1G00AMUTCG require external pull-up or pull-down resistors on unused inputs?
No - the NLU1G00AMUTCG does not require external biasing on unused inputs due to its internally protected CMOS structure and defined VIH/VIL thresholds. However, for predictable logic state and EMI immunity, ON Semiconductor recommends tying unused inputs to VCC or GND. The NLU1G00AMUTCG's input leakage remains below ±1.0 µA across temperature, minimizing impact on system power.
Can the NLU1G00AMUTCG drive a 50 pF load at 5.0 V while meeting timing specs?
Yes - the NLU1G00AMUTCG guarantees tPLH/tPHL ≤ 9.0 ns (max) at VCC = 4.5–5.5 V with CL = 50 pF, as specified in the AC Electrical Characteristics table. At 5.0 V, typical delay is 7.9 ns. The NLU1G00AMUTCG maintains this performance across −55°C to +125°C, making it suitable for high-speed digital signal routing in dense PCB layouts.
Is the exposed thermal pad on the NLU1G00AMUTCG package required to be soldered to ground?
Yes - the exposed pad on the UDFN6 package of the NLU1G00AMUTCG must be soldered to a PCB thermal pad connected to GND for optimal thermal performance and electrical stability. ON Semiconductor's recommended footprint includes six 0.30 mm × 0.53 mm solder pads. Failure to connect the pad may result in elevated junction temperature and reduced reliability. The NLU1G00AMUTCG's thermal resistance (θJA) is characterized assuming proper pad connection.
How does the NLU1G00AMUTCG handle power-down scenarios when VCC is removed?
The NLU1G00AMUTCG incorporates power-down protection that disables input structures when VCC = 0 V, preventing back-current flow from live inputs into the unpowered device. Inputs present high impedance (>10 MΩ), and outputs enter high-Z state - protecting upstream drivers and avoiding bus contention. This behavior is intrinsic to the NLU1G00AMUTCG's design and requires no external circuitry.
NLU1G00AMUTCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-UFDFN
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 7.9ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.45x1)
NLU1G00AMUTCG FAQ
1.How can I place an order for NLU1G00AMUTCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLU1G00AMUTCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLU1G00AMUTCG reliable?
The price and inventory of NLU1G00AMUTCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU1G00AMUTCG is usually 5 days.
3.What payment methods are accepted for NLU1G00AMUTCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU1G00AMUTCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLU1G00AMUTCG?
NLU1G00AMUTCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLU1G00AMUTCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLU1G00AMUTCG?
For technical support, including NLU1G00AMUTCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU1G00AMUTCG requirements.
6.How does Aetrix verify that NLU1G00AMUTCG is sourced from the original manufacturer or authorized distributors?
All NLU1G00AMUTCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU1G00AMUTCG meets industry standards.
7.What is the process for return or replacement of NLU1G00AMUTCG?
All NLU1G00AMUTCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU1G00AMUTCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLU1G00AMUTCG part is unused and in its original packaging.
Return procedure for NLU1G00AMUTCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLU1G00AMUTCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

