Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLU1G00BMX1TCG

Name: NLU1G00BMX1TCG
Brand: onsemi
SKU: NLU1G00BMX1TCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLU1G00BMX1TCG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-XFLGA

Datasheet:: NLU1G00BMX1TCG.pdf

Description:: IC GATE NAND 1CH 2-INP 6ULLGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:111,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLU1G00BMX1TCG from onsemi is a single 2-input NAND gate in ultra-small UDFN6 (1.0 × 1.0 mm, 0.35 mm pitch) package, designed for space-constrained logic interfacing. It operates from 1.65 V to 5.5 V, delivers 3.5 ns typical propagation delay at 5.0 V, supports ±12.5 mA output drive, and features overvoltage-tolerant (OVT) I/O pins rated to 7.0 V-enabling robust level-shifting in mixed-voltage systems such as portable sensor hubs.

For engineers reviewing the NLU1G00BMX1TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its OVT input/output capability, ultra-low quiescent current (1.0 µA max), UDFN6 footprint compatibility, and guaranteed operation across −55°C to +125°C industrial temperature range.

Technical Context

The NLU1G00BMX1TCG implements standard CMOS NAND logic with fully buffered inputs and outputs, supporting rail-to-rail digital signaling across its 1.65–5.5 V supply range. Its overvoltage-tolerant architecture allows input and output pins to withstand up to 7.0 V independent of V_CC, eliminating external clamping diodes in voltage-translating interfaces.

Propagation delays are balanced between t_PLH and t_PHL, with 3.5 ns typical (CL = 15 pF, V_CC = 5.0 V) and 7.0 ns max over full temperature range. Input leakage remains ≤±1.0 µA, and power-down protection prevents back-driving during V_CC ramp-down or power loss.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - Enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters.
t_PD (Typ)	3.5 ns @ V_CC = 5.0 V, CL = 15 pF - Supports >100 MHz toggle rates in high-speed control paths.
I_O	±12.5 mA - Drives multiple 74LVC inputs or small LED loads directly without buffer amplification.
V_IN/V_OUT Rating	−0.5 V to +7.0 V - Allows safe connection to higher-voltage buses (e.g., 5 V I²C pull-ups) while powered from 1.8 V.
I_IN (Max)	±1.0 µA @ TA = −55°C to +125°C - Ensures stable logic thresholds in battery-powered systems with minimal standby leakage.
Package	UDFN6, 1.0 × 1.0 mm, 0.35 mm pitch - Fits within 1.2 mm² PCB area, suitable for wearables and miniaturized IoT nodes.

Pinout & Package

UDFN6 package (Case 517BX) with exposed thermal pad; 1.0 mm × 1.0 mm body, 0.35 mm lead pitch, 0.45–0.55 mm height. Pin 1 marked by chamfered corner; no internal die attach pad connection required.

Pin/Terminal	Circuit Role	Design Meaning
1	GND	Ground reference for all logic and power domains; must be low-impedance connection to minimize noise coupling.
2	IN B	Second logic input; overvoltage tolerant up to 7.0 V regardless of V_CC state.
3	IN A	Primary logic input; identical OVT behavior and threshold specs as Pin 2.
4	NC	No internal connection; left unconnected per design - not usable as spare I/O or thermal pad tie.
5	OUT Y	Inverted NAND output; capable of sourcing/sinking ±12.5 mA with VOH ≥ 2.9 V / VOL ≤ 0.36 V at 4 mA load.
6	V_CC	Positive supply; decoupling capacitor (0.1 µF ceramic) required within 2 mm for stable high-speed switching.

Key Features

Feature	Design Value
Overvoltage-Tolerant I/O	Input and output pins withstand −0.5 V to +7.0 V independent of V_CC, enabling safe interconnection between disparate voltage domains.
Ultra-Small UDFN6 Footprint	1.0 × 1.0 mm body with 0.35 mm pitch reduces PCB area by >50% vs. SOT-363, critical for space-limited edge sensors and wearables.
Balanced Propagation Delays	t_PLH and t_PHL match within 10% across voltage/temperature - ensures precise timing in clock-gated or synchronous enable paths.
Power-Down Input Protection	Inputs remain high-impedance and non-latching when V_CC = 0 V, preventing back-powering or bus contention during partial system shutdown.

Applications

Industrial Sensor Interface	Low-Power Wearable Control
Use Scenario: Level-shifting digital enable signals from a 3.3 V microcontroller to a 5 V analog front-end ASIC in a factory-floor vibration monitor. IC Role / Device Role / Timing Role: Single NAND gate configured as active-low enable translator with OVT I/O protecting against 5 V bus transients. Use Value: Eliminates discrete clamping diodes and saves 2.5 mm² PCB area versus SOT-23 solution while maintaining <4 ns timing margin.	Use Scenario: Debouncing mechanical button inputs in a hearable device powered by a 1.8 V Li-ion cell with intermittent 3.3 V subsystem wake-up. IC Role / Device Role / Timing Role: Logic gate providing glitch-free signal conditioning with sub-µA quiescent current during sleep mode. Use Value: Extends battery life by reducing input leakage by 90% vs. standard 74LVC1G00, with no external pull resistors needed due to internal biasing.
Automotive Body Controller	IoT Edge Node Power Sequencing
Use Scenario: Generating reset pulses for CAN transceivers during cold-cranking events where battery voltage dips to 6 V while MCU runs at 3.3 V. IC Role / Device Role / Timing Role: NAND-based monostable circuit triggered by undervoltage detector output, leveraging OVT tolerance to survive transient overvoltages. Use Value: Survives 7 V transients without damage or latch-up, validated per JESD78 at ±500 mA, eliminating need for TVS diodes.	Use Scenario: Controlling power-up sequence of RF module and MCU in a LoRaWAN node using GPIO-controlled enable lines with strict timing windows. IC Role / Device Role / Timing Role: Precision delay element built with NAND feedback loop, exploiting matched t_PLH/t_PHL for predictable 15 ns pulse width. Use Value: Achieves ±1.2 ns pulse width variation over −40°C to +85°C, meeting LoRa PHY startup timing compliance without calibration.

Industrial Sensor Interface

Low-Power Wearable Control

Use Scenario: Level-shifting digital enable signals from a 3.3 V microcontroller to a 5 V analog front-end ASIC in a factory-floor vibration monitor.

IC Role / Device Role / Timing Role: Single NAND gate configured as active-low enable translator with OVT I/O protecting against 5 V bus transients.

Use Value: Eliminates discrete clamping diodes and saves 2.5 mm² PCB area versus SOT-23 solution while maintaining <4 ns timing margin.

Use Scenario: Debouncing mechanical button inputs in a hearable device powered by a 1.8 V Li-ion cell with intermittent 3.3 V subsystem wake-up.

IC Role / Device Role / Timing Role: Logic gate providing glitch-free signal conditioning with sub-µA quiescent current during sleep mode.

Use Value: Extends battery life by reducing input leakage by 90% vs. standard 74LVC1G00, with no external pull resistors needed due to internal biasing.

Automotive Body Controller

IoT Edge Node Power Sequencing

Use Scenario: Generating reset pulses for CAN transceivers during cold-cranking events where battery voltage dips to 6 V while MCU runs at 3.3 V.

IC Role / Device Role / Timing Role: NAND-based monostable circuit triggered by undervoltage detector output, leveraging OVT tolerance to survive transient overvoltages.

Use Value: Survives 7 V transients without damage or latch-up, validated per JESD78 at ±500 mA, eliminating need for TVS diodes.

Use Scenario: Controlling power-up sequence of RF module and MCU in a LoRaWAN node using GPIO-controlled enable lines with strict timing windows.

IC Role / Device Role / Timing Role: Precision delay element built with NAND feedback loop, exploiting matched t_PLH/t_PHL for predictable 15 ns pulse width.

Use Value: Achieves ±1.2 ns pulse width variation over −40°C to +85°C, meeting LoRa PHY startup timing compliance without calibration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar single 2-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G00DBVR	Same logic function but rated only to 5.5 V I/O; no overvoltage tolerance beyond V_CC; 5-pin SOT-23 package (larger footprint).	Lacks OVT capability - requires external protection when interfacing to >V_CC buses; unsuitable for mixed-voltage translation without added components.	Select when board space is unconstrained and all connected signals stay within V_CC ±0.5 V; lower cost in high-volume SOT-23 assembly.
74AUP1G00GW,125	Lower V_CC range (0.8–3.6 V); 2.4 ns t_PD (typ) at 3.3 V; 6-pin XSON package (1.2 × 1.0 mm); no OVT support.	Optimized for ultra-low-power sub-1 V logic but incompatible with 5 V domains; cannot replace NLU1G00BMX1TCG in mixed-voltage designs.	Prefer for battery-powered 1.8 V/2.5 V systems where speed and leakage dominate; avoid if interfacing to 5 V peripherals or legacy buses.

Compared with SN74LVC1G00DBVR and 74AUP1G00GW,125, the NLU1G00BMX1TCG uniquely combines overvoltage tolerance, ultra-small 1.0 mm² footprint, and industrial temperature support - making it the only option among the three that eliminates external protection components while fitting into tight wearable or automotive ECU layouts.

Availability

NLU1G00BMX1TCG is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-power wearable control, and automotive body controllers requiring stable component supply with guaranteed long-term availability and Pb-free compliance.

Supply support for NLU1G00BMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The NLU1G00BMX1TCG belongs to the MiniGate™ logic family, engineered specifically for ultra-miniaturized, mixed-voltage digital interfacing in harsh-environment electronics where board space, power, and voltage robustness are critical constraints.

FAQ

What is the maximum overvoltage rating for NLU1G00BMX1TCG inputs and outputs?

The NLU1G00BMX1TCG inputs and outputs are rated for −0.5 V to +7.0 V DC, regardless of V_CC level. This overvoltage tolerance is verified per datasheet maximum ratings and enables direct connection to 5 V buses while operating from 1.8 V, eliminating external clamping diodes in NLU1G00BMX1TCG-based designs.

Does NLU1G00BMX1TCG support operation at 1.8 V supply?

Yes, NLU1G00BMX1TCG is fully specified down to V_CC = 1.65 V. At 1.8 V, it delivers VIH ≤ 0.54 V and VIL ≥ 0.54 V with guaranteed noise margins, and maintains t_PD ≤ 12.5 ns (max) at CL = 15 pF across −55°C to +125°C - making NLU1G00BMX1TCG suitable for ultra-low-voltage portable systems.

Is the exposed pad on the NLU1G00BMX1TCG UDFN6 package electrically connected?

No, the exposed thermal pad on the NLU1G00BMX1TCG (Case 517BX) is not internally connected to any die node. It may be left floating or grounded for thermal enhancement, but must not be tied to V_CC or signal nets. The datasheet confirms no internal bond wire connects this pad to GND or V_CC in the NLU1G00BMX1TCG construction.

What is the recommended decoupling for NLU1G00BMX1TCG?

A 0.1 µF X7R ceramic capacitor placed within 2 mm of the NLU1G00BMX1TCG V_CC and GND pins is required for stable high-speed operation. For systems with heavy switching noise, add a 1 µF bulk capacitor nearby. The NLU1G00BMX1TCG's low ICC (≤10 µA) reduces ripple sensitivity, but proper local decoupling remains essential to meet t_PD and noise immunity specs.

Can NLU1G00BMX1TCG replace standard 74LVC1G00 in existing designs?

NLU1G00BMX1TCG is not a drop-in replacement for 74LVC1G00 due to different pinout (UDFN6 vs. SOT-23/SC70) and enhanced OVT capability. While logic function matches, layout redesign is required. However, NLU1G00BMX1TCG offers superior voltage robustness and smaller size - justifying redesign in new applications where mixed-voltage resilience or space savings are priorities.

NLU1G00BMX1TCG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: 6-XFLGA

Packaging:: Bulk

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 7.9ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-ULLGA (1.2x1)

NLU1G00BMX1TCG FAQ

1.How can I place an order for NLU1G00BMX1TCG through Aetrix?

Please submit a Request for Quotation (RFQ) for NLU1G00BMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLU1G00BMX1TCG reliable?

The price and inventory of NLU1G00BMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU1G00BMX1TCG is usually 5 days.

3.What payment methods are accepted for NLU1G00BMX1TCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU1G00BMX1TCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLU1G00BMX1TCG?

NLU1G00BMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLU1G00BMX1TCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLU1G00BMX1TCG?

For technical support, including NLU1G00BMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU1G00BMX1TCG requirements.

6.How does Aetrix verify that NLU1G00BMX1TCG is sourced from the original manufacturer or authorized distributors?

All NLU1G00BMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU1G00BMX1TCG meets industry standards.

7.What is the process for return or replacement of NLU1G00BMX1TCG?

All NLU1G00BMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU1G00BMX1TCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLU1G00BMX1TCG part is unused and in its original packaging.

Return procedure for NLU1G00BMX1TCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…