onsemi NLU1G04CMX1TCG
- Part No.:
- NLU1G04CMX1TCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-XFLGA
- Datasheet:
-
NLU1G04CMX1TCG.pdf
- Description:
- IC INVERTER 1CH 1-INP 6ULLGA
- Quantity:
- Payment:

- Shipping:

Inventory:290,810
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLU1G04CMX1TCG from onsemi is a single high-speed CMOS inverter in a 1.0 mm × 1.0 mm UDFN6 package, operating from 1.65 V to 5.5 V supply, with 3.5 ns typical propagation delay at 5.0 V and overvoltage-tolerant (OVT) I/O pins rated to ±7.0 V - used for signal inversion in space-constrained industrial control and portable sensor interface circuits.
For engineers reviewing the NLU1G04CMX1TCG datasheet, pinout, applications, or equivalent options, key selection considerations include its ultra-small footprint, input/output overvoltage tolerance up to 7.0 V independent of VCC, guaranteed operation across −55°C to +125°C, and low quiescent current of 1.0 µA max at 25°C.
Technical Context
The NLU1G04CMX1TCG implements a single unbuffered inverter logic function with balanced tPLH/tPHL propagation delays and power-down protection on all inputs. Its OVT architecture allows safe interfacing with higher-voltage signals without external level-shifting circuitry.
It supports rail-to-rail digital input (0–5.5 V) and output swing under load, maintains specified VOH/VOL across full temperature range, and features ESD robustness >2 kV HBM - enabling direct use in mixed-voltage domains and noisy industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports dual-supply systems and battery-powered designs down to Li-ion cell voltage. |
| tPD (Typ) | 3.5 ns @ VCC = 5.0 V, CL = 15 pF - enables timing-critical signal inversion in high-speed digital interfaces. |
| IO Max | ±12.5 mA - drives standard TTL/CMOS loads and small capacitive buses without buffering. |
| VIN/VOUT Rating | −0.5 V to +7.0 V - permits safe connection to 5 V or 3.3 V signals even when VCC is powered down or at 1.8 V. |
| ICC (Max) | 1.0 µA @ TA = 25°C - minimizes standby power in always-on sensor nodes and IoT edge devices. |
| Operating Temp | −55°C to +125°C - qualified for under-hood automotive, industrial motor control, and outdoor infrastructure applications. |
| ESD HBM | >2000 V - reduces need for external ESD protection in board-level design. |
Pinout & Package
Package: UDFN6 (1.0 mm × 1.0 mm, 0.35 mm pitch), exposed thermal pad, Pb-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference for logic and power return path; connects to PCB thermal pad for thermal dissipation. |
| 2 | NC | No connect - internally unconnected; must be left floating or tied to GND per layout best practice. |
| 3 | IN A | Inverting logic input - accepts 0–5.5 V digital signals; protected against overvoltage up to ±7.0 V. |
| 4 | NC | No connect - internally unconnected; no electrical function. |
| 5 | OUT Y | Inverted logic output - provides rail-to-rail CMOS-compatible output swing with ±12.5 mA drive capability. |
| 6 | VCC | Positive supply input - powers internal logic; tolerant to transient overvoltage up to +7.0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Overvoltage-Tolerant I/O | Input and output pins withstand −0.5 V to +7.0 V regardless of VCC state - eliminates level shifters in multi-rail systems. |
| Power-Down Protection | Inputs remain high-impedance and non-latching when VCC = 0 V - prevents back-driving and bus contention during power sequencing. |
| Ultra-Small UDFN6 Footprint | 1.0 mm × 1.0 mm body with 0.35 mm pitch - saves >60% board area vs. SOT-363 and enables dense routing in wearables and modules. |
| Balanced Propagation Delays | tPLH and tPHL differ by ≤10% across voltage/temperature - ensures precise timing symmetry in clock inversion or pulse shaping. |
| Low ICC Quiescent Current | 1.0 µA max at 25°C - extends battery life in always-on wake-up circuits and low-power sensor hubs. |
Applications
| Industrial Sensor Interface | Automotive Body Control Module |
|---|---|
|
Use Scenario: Inverting analog sensor output polarity before ADC sampling in factory-floor vibration monitors. IC Role / Device Role / Timing Role: Signal polarity correction stage with minimal propagation delay and rail-to-rail compatibility. Use Value: Eliminates need for discrete transistor inverters or larger logic packages, reducing BOM count and PCB area in compact DIN-rail mounted controllers. |
Use Scenario: Level-shifting and signal inversion for LIN bus wake-up detection in door module ECUs. IC Role / Device Role / Timing Role: Robust input buffer/inverter handling 12 V transients while operating from 3.3 V MCU supply. Use Value: OVT I/O tolerates battery voltage spikes and reverse-battery conditions without damage, improving system reliability. |
| Portable Medical Wearable | Smart Home Motion Detector |
|
Use Scenario: Inverting PIR sensor output to active-low interrupt for ultra-low-power microcontroller wake-up. IC Role / Device Role / Timing Role: Low-leakage signal conditioner enabling sub-µA sleep current in battery-operated devices. Use Value: 1.0 µA max ICC and −55°C to +125°C rating support long-life operation in skin-contact wearable patches. |
Use Scenario: Signal conditioning between passive infrared (PIR) sensor and ESP32-based Wi-Fi gateway. IC Role / Device Role / Timing Role: Logic-level translator and noise-immune inverter isolating analog sensor domain from digital RF domain. Use Value: >2 kV HBM ESD rating and 1.65 V minimum VCC allow direct integration without additional protection components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G04DBVR | Same 1.0 mm × 1.0 mm X2SON6 package; 3.7 ns tPD @ 3.3 V; VCC range 1.65–5.5 V; no OVT - max VIN = VCC + 0.5 V. | Lacks overvoltage tolerance - requires external clamping diodes if interfacing with >3.3 V signals. | Select when cost sensitivity outweighs overvoltage robustness and board space is not constrained. |
| 74LVC1G04GW,125 | SC-70-5 package (2.1 mm × 1.25 mm); 3.9 ns tPD @ 3.3 V; VCC 1.65–5.5 V; no OVT; higher ICC (10 µA typ). | Larger footprint and no OVT - unsuitable for mixed-voltage hot-swap or power-gated subsystems. | Prefer only if legacy SC-70 placement compatibility is required and thermal performance is secondary. |
Compared with SN74LVC1G04DBVR and 74LVC1G04GW,125, the NLU1G04CMX1TCG uniquely delivers overvoltage-tolerant I/O in the smallest UDFN6 footprint, enabling direct interface with legacy 5 V logic while maintaining <1 µA quiescent current - critical for miniaturized, multi-rail embedded systems.
Availability
NLU1G04CMX1TCG is available at Aetrix Electronics and suitable for industrial sensor interface, automotive body electronics, and portable medical wearables requiring stable component supply, long-term lifecycle assurance, and Pb-free compliance.
Supply support for NLU1G04CMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and IoT applications.
The NLU1G04CMX1TCG belongs to the MiniGate™ family of ultra-small logic devices, engineered specifically for space-constrained, mixed-voltage embedded systems where overvoltage resilience and low static power are mandatory.
FAQ
What is the maximum input voltage the NLU1G04CMX1TCG can tolerate when VCC is unpowered?
The NLU1G04CMX1TCG supports input voltages from −0.5 V to +7.0 V regardless of VCC state, including VCC = 0 V. This overvoltage tolerance is enabled by dedicated protection structures on IN A and OUT Y pins, allowing safe connection to live 5 V buses during power-down sequences without latch-up or damage - a key advantage over standard LVC inverters like the SN74LVC1G04DBVR. The NLU1G04CMX1TCG remains fully functional after such events.
Does the NLU1G04CMX1TCG require external pull-up or pull-down resistors on unused pins?
Pins 2 and 4 of the NLU1G04CMX1TCG are NC (no connect) and must remain unconnected - no pull-up, pull-down, or grounding is required or recommended. The device contains internal power-down protection that maintains high-impedance behavior on IN A when VCC is absent, eliminating need for external biasing. Adding external resistors to NC pins may compromise thermal performance or cause unintended coupling in high-density layouts.
Can the NLU1G04CMX1TCG drive a 50 pF capacitive load at 10 MHz while maintaining timing specs?
Yes - the NLU1G04CMX1TCG specifies tPLH/tPHL ≤ 10.0 ns at VCC = 4.5–5.5 V with CL = 50 pF and TA = 25°C. At 10 MHz (100 ns period), this leaves >90 ns margin for setup/hold and propagation, ensuring reliable operation. Its CPD = 8.0 pF and low output impedance support clean edges into 50 pF loads without overshoot, verified in onsemi's Figure 4 test circuit. The NLU1G04CMX1TCG meets this requirement across −55°C to +125°C when derated per AC Electrical Characteristics table.
Is the thermal pad on the bottom of the NLU1G04CMX1TCG package electrically connected?
No - the exposed thermal pad on the NLU1G04CMX1TCG (UDFN6, 1.0 × 1.0 mm) is not electrically connected to any internal node; it serves solely for thermal conduction to the PCB. Per onsemi's mechanical drawing 98AON30313E, the pad is isolated and should be soldered to a dedicated thermal copper pour tied to GND for optimal heat dissipation. Connecting it to VCC or leaving it floating degrades thermal performance but does not affect logic functionality.
How does the NLU1G04CMX1TCG behave during power sequencing when VCC ramps slower than input signals?
The NLU1G04CMX1TCG features power-down protection that keeps inputs high-impedance and prevents back-current flow even when VIN is applied before VCC stabilizes. Its OVT structure blocks conduction paths until VCC reaches ~0.8 V, avoiding false outputs or supply rail injection. This behavior is validated per JEDEC JESD78 latch-up testing and enables robust operation in systems with asynchronous power domains - a capability not guaranteed in non-OVT inverters such as the 74LVC1G04GW,125. The NLU1G04CMX1TCG maintains defined logic states throughout ramp-up.
NLU1G04CMX1TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-XFLGA
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 1
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-ULLGA (1x1)
NLU1G04CMX1TCG FAQ
1.How can I place an order for NLU1G04CMX1TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLU1G04CMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLU1G04CMX1TCG reliable?
The price and inventory of NLU1G04CMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU1G04CMX1TCG is usually 5 days.
3.What payment methods are accepted for NLU1G04CMX1TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU1G04CMX1TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLU1G04CMX1TCG?
NLU1G04CMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLU1G04CMX1TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLU1G04CMX1TCG?
For technical support, including NLU1G04CMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU1G04CMX1TCG requirements.
6.How does Aetrix verify that NLU1G04CMX1TCG is sourced from the original manufacturer or authorized distributors?
All NLU1G04CMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU1G04CMX1TCG meets industry standards.
7.What is the process for return or replacement of NLU1G04CMX1TCG?
All NLU1G04CMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU1G04CMX1TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLU1G04CMX1TCG part is unused and in its original packaging.
Return procedure for NLU1G04CMX1TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLU1G04CMX1TCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

