Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLU1G08AMUTCG

Name: NLU1G08AMUTCG
Brand: onsemi
SKU: NLU1G08AMUTCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLU1G08AMUTCG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NLU1G08AMUTCG.pdf

Description:: IC GATE AND 1CH 2-INP 6UDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,036

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLU1G08AMUTCG from onsemi is a single 2-input CMOS AND gate in a UDFN6 (1.45 × 1.0 mm, 0.5 mm pitch) package, operating from 1.65 V to 5.5 V supply, with 3.5 ns typical propagation delay at 5.0 V, overvoltage-tolerant I/O up to 7.0 V, and ±12.5 mA output drive-used for level-shifting logic control in space-constrained industrial sensor interfaces.

For engineers reviewing the NLU1G08AMUTCG datasheet, pinout, applications, or equivalent options, key selection criteria include its ultra-small UDFN6 footprint, input/output overvoltage tolerance beyond V_CC, guaranteed operation across −55°C to +125°C, and compatibility with mixed-voltage signal conditioning in automotive body electronics and portable instrumentation.

Technical Context

The NLU1G08AMUTCG implements standard positive-logic AND functionality with balanced t_PLH/t_PHL delays and no internal pull-ups or pull-downs. Its inputs and outputs tolerate DC voltages from −0.5 V to +7.0 V independent of V_CC, enabling safe interfacing between 1.8 V, 3.3 V, and 5 V domains without external clamping.

It features power-down protection: inputs remain high-impedance and non-latching when V_CC = 0 V, and it meets JESD78 latch-up immunity of ±500 mA at 125°C. The device is specified for rail-to-rail digital input voltage (0–5.5 V) and operates with input transition rates up to 100 ns/V at 3.3 V and 20 ns/V at 5.0 V.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families
t_PD (Typ)	3.5 ns @ V_CC = 5.0 V, C_L = 15 pF - enables use in sub-100 MHz synchronous control paths
I_O	±12.5 mA - sufficient to drive one 74LVC input or small LED segment directly
V_IN/V_OUT Tolerance	−0.5 V to +7.0 V - eliminates need for external TVS or series resistors in mixed-supply systems
I_IN (Max)	±1.0 µA @ V_IN = 0–5.5 V - ensures minimal loading on upstream drivers or weak-signal sources
Operating Temp	−55°C to +125°C - qualified for under-hood automotive and industrial motor-control environments

Pinout & Package

Package: UDFN6 (1.45 mm × 1.0 mm, 0.5 mm pitch), exposed thermal pad, Pb-free, moisture sensitivity level 1.

Pin/Terminal	Circuit Role	Design Meaning
1	GND	Ground reference for all I/O and internal circuitry; must be connected to system ground plane
2	IN B	Second logic input; overvoltage tolerant, accepts −0.5 V to +7.0 V regardless of V_CC
3	IN A	Primary logic input; identical electrical behavior to Pin 2
4	NC	No internal connection - left unconnected per design; not to be tied to any net
5	OUT Y	AND-gate output; rail-to-rail swing, capable of sourcing/sinking ±12.5 mA
6	V_CC	Positive supply; decoupling capacitor (0.1 µF) required within 3 mm of this pin

Key Features

Feature	Design Value
Overvoltage-Tolerant I/O	Input and output pins withstand −0.5 V to +7.0 V continuously - enables robust hot-swap and mixed-voltage interconnect without level shifters
Power-Down Protection	Inputs remain high-Z and non-latching when V_CC = 0 V - prevents back-driving and bus contention during power sequencing
Ultra-Small UDFN6 Footprint	1.45 mm × 1.0 mm area with 0.5 mm pitch - saves >60% board space vs. SOT-363 and enables dense sensor-node layouts
Balanced Propagation Delays	t_PLH and t_PHL match within 10% across temperature - critical for glitch-free timing in dual-edge-sensitive control circuits

Applications

Automotive Body Control Module	Industrial Sensor Signal Conditioning
Use Scenario: Combining door-lock status and ignition key presence signals before enabling window lift motor control. IC Role / Device Role / Timing Role: Single 2-input AND gate performing real-time safety interlock logic with sub-10 ns timing margin. Use Value: Eliminates need for larger logic ICs or discrete MOSFET-based gates, reducing BOM count and PCB area in tight ECU enclosures.	Use Scenario: Enabling analog-to-digital conversion only when both sensor readiness and microcontroller wake-up signals are asserted. IC Role / Device Role / Timing Role: Low-power enable gate synchronizing ADC sampling with system activity state. Use Value: Reduces idle current by 2.3 µA (vs. LVC variant) while maintaining full −55°C to +125°C operation in harsh factory environments.
Portable Medical Instrument Interface	Smart Home Motion Detector Logic
Use Scenario: Gating IR proximity sensor output with MCU sleep-wake signal to prevent false triggers during low-power mode. IC Role / Device Role / Timing Role: Voltage-level agnostic AND gate bridging 1.8 V sensor and 3.3 V controller domains. Use Value: Overvoltage tolerance allows direct connection without level translators, cutting component cost and layout complexity.	Use Scenario: Combining PIR detection pulse and ambient light threshold signal to suppress false alarms in daylight. IC Role / Device Role / Timing Role: Fast-response combinatorial logic element in battery-powered wireless node with <1 µA quiescent current. Use Value: ICC ≤ 1.0 µA at 25°C extends coin-cell life beyond 3 years in always-on occupancy sensing applications.

Automotive Body Control Module

Industrial Sensor Signal Conditioning

Use Scenario: Combining door-lock status and ignition key presence signals before enabling window lift motor control.

IC Role / Device Role / Timing Role: Single 2-input AND gate performing real-time safety interlock logic with sub-10 ns timing margin.

Use Value: Eliminates need for larger logic ICs or discrete MOSFET-based gates, reducing BOM count and PCB area in tight ECU enclosures.

Use Scenario: Enabling analog-to-digital conversion only when both sensor readiness and microcontroller wake-up signals are asserted.

IC Role / Device Role / Timing Role: Low-power enable gate synchronizing ADC sampling with system activity state.

Use Value: Reduces idle current by 2.3 µA (vs. LVC variant) while maintaining full −55°C to +125°C operation in harsh factory environments.

Portable Medical Instrument Interface

Smart Home Motion Detector Logic

Use Scenario: Gating IR proximity sensor output with MCU sleep-wake signal to prevent false triggers during low-power mode.

IC Role / Device Role / Timing Role: Voltage-level agnostic AND gate bridging 1.8 V sensor and 3.3 V controller domains.

Use Value: Overvoltage tolerance allows direct connection without level translators, cutting component cost and layout complexity.

Use Scenario: Combining PIR detection pulse and ambient light threshold signal to suppress false alarms in daylight.

IC Role / Device Role / Timing Role: Fast-response combinatorial logic element in battery-powered wireless node with <1 µA quiescent current.

Use Value: ICC ≤ 1.0 µA at 25°C extends coin-cell life beyond 3 years in always-on occupancy sensing applications.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input AND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G08DBVR	Smaller 1.45 × 1.2 mm X2SON package; max V_IN/V_OUT = V_CC + 0.5 V (no overvoltage tolerance); t_PD = 3.7 ns @ 3.3 V	Requires external clamping for >V_CC signals; unsuitable for mixed-voltage hot-swap scenarios	Select when board space is tighter than 1.0 mm height constraint and all signals stay within V_CC ±0.5 V
74AUP1G08GW,125	Wider V_CC range (0.8–3.6 V); lower ICC (0.9 µA typ); t_PD = 6.1 ns @ 3.3 V; no OVT capability	Optimized for ultra-low-power sub-1 V systems; incompatible with 5 V signal domains	Prefer for battery-powered IoT nodes where supply is strictly ≤3.3 V and propagation delay >5 ns is acceptable

Compared with SN74LVC1G08DBVR and 74AUP1G08GW,125, the NLU1G08AMUTCG uniquely delivers overvoltage-tolerant I/O in a 1.0 mm width package, making it the only choice for designs requiring robust 5 V-tolerant logic in space-constrained automotive or industrial edge nodes.

Availability

NLU1G08AMUTCG is available at Aetrix Electronics and suitable for automotive body electronics, industrial sensor interfaces, portable medical instruments, and smart home motion detectors requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for NLU1G08AMUTCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensors, and logic solutions for automotive, industrial, cloud, and medical markets.

The NLU1G08AMUTCG belongs to the MiniGate logic family, designed specifically for space-constrained, mixed-voltage digital interfacing in harsh-environment applications where reliability, small size, and overvoltage resilience are mandatory.

FAQ

What is the maximum input voltage the NLU1G08AMUTCG can tolerate?

The NLU1G08AMUTCG supports DC input voltages from −0.5 V to +7.0 V on all I/O pins, regardless of V_CC level. This overvoltage tolerance is verified per datasheet Maximum Ratings table and applies continuously-not just transiently-making it suitable for interfacing with higher-voltage subsystems without external protection components. The NLU1G08AMUTCG maintains functional integrity across this full range when operated within recommended V_CC and temperature conditions.

Does the NLU1G08AMUTCG have a power-down protection feature?

Yes, the NLU1G08AMUTCG provides power-down protection: when V_CC = 0 V, its inputs remain high-impedance and will not back-drive or latch, preventing unintended current flow into powered downstream circuits. This behavior is explicitly confirmed in the datasheet Features section and validated per JESD78 latch-up testing at ±500 mA. The NLU1G08AMUTCG thus safely supports hot-plug and partial-power-down system architectures.

What is the actual package outline for NLU1G08AMUTCG?

The NLU1G08AMUTCG uses the UDFN6 package with dimensions 1.45 mm × 1.0 mm and 0.5 mm pin pitch (Case 517AQ). This is distinct from the 1.2 × 1.0 mm (517AA) and 1.0 × 1.0 mm (517BX) variants. The package drawing, including coplanarity and exposed pad specifications, is provided on page 6 of the official NLU1G08/D datasheet. The NLU1G08AMUTCG's marking includes "2M" and date code per the diagram on page 1.

Can the NLU1G08AMUTCG drive an LED directly?

The NLU1G08AMUTCG can sink or source up to ±12.5 mA per output, which is sufficient to drive low-current indicator LEDs (e.g., 2 mA at 2.0 V forward drop) with appropriate series resistance. However, it is not rated for continuous high-current loads or high-temperature LED biasing. For reliable LED drive, limit I_OL/I_OH to ≤8 mA and verify thermal performance in the final layout. The NLU1G08AMUTCG's output stage is optimized for logic interfacing-not power switching-so sustained LED operation requires careful derating.

Is the NC pin on NLU1G08AMUTCG required to be grounded or left floating?

Pin 4 of the NLU1G08AMUTCG is designated NC (No Connection) and has no internal bond wire or circuit connection. It must be left unconnected-neither grounded nor tied to V_CC or any other net. The datasheet Pin Assignment table and Figure 1 explicitly confirm this, and connecting it may cause mechanical stress or unintended coupling. The NLU1G08AMUTCG functions correctly only when Pin 4 remains electrically and physically isolated.

NLU1G08AMUTCG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: AND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 7.9ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-UDFN (1.45x1)

NLU1G08AMUTCG FAQ

1.How can I place an order for NLU1G08AMUTCG through Aetrix?

Please submit a Request for Quotation (RFQ) for NLU1G08AMUTCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLU1G08AMUTCG reliable?

The price and inventory of NLU1G08AMUTCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU1G08AMUTCG is usually 5 days.

3.What payment methods are accepted for NLU1G08AMUTCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU1G08AMUTCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLU1G08AMUTCG?

NLU1G08AMUTCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLU1G08AMUTCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLU1G08AMUTCG?

For technical support, including NLU1G08AMUTCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU1G08AMUTCG requirements.

6.How does Aetrix verify that NLU1G08AMUTCG is sourced from the original manufacturer or authorized distributors?

All NLU1G08AMUTCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU1G08AMUTCG meets industry standards.

7.What is the process for return or replacement of NLU1G08AMUTCG?

All NLU1G08AMUTCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU1G08AMUTCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLU1G08AMUTCG part is unused and in its original packaging.

Return procedure for NLU1G08AMUTCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…