onsemi NLU1GT04MUTCG
- Part No.:
- NLU1GT04MUTCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-UFDFN
- Datasheet:
-
NLU1GT04MUTCG.pdf
- Description:
- IC INVERTER 1CH 1-INP 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,889
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLU1GT04MUTCG from onsemi is a single high-speed CMOS inverting buffer with TTL-compatible inputs and full 5.0 V CMOS output swing, designed for logic-level translation and signal inversion in space-constrained applications. It operates from 1.65 V to 5.5 V, delivers 3.8 ns typical propagation delay at 5.0 V, supports ±12.5 mA output drive, and features input/output overvoltage tolerance up to 7 V independent of supply voltage - used in industrial sensor interface and low-power microcontroller I/O buffering.
For engineers reviewing the NLU1GT04MUTCG datasheet, pinout, applications, or equivalent options, key selection criteria include its UDFN6 ultra-small footprint (1.45 × 1.0 mm), LSTTL-compatible input thresholds (VIL = 0.8 V, VIH = 2.0 V at VCC = 5.5 V), rail-to-rail CMOS output capability, and built-in power-down input protection for hot-swap and partial-power-down systems.
Technical Context
The NLU1GT04MUTCG implements a single-stage CMOS inverter with balanced rise/fall propagation delays and input structures rated for −0.5 V to +7.0 V, enabling robust operation across mixed-voltage domains. Its input threshold alignment with LSTTL ensures compatibility with legacy 5 V logic while maintaining low ICC (1.0 µA max at TA = 25°C) under static conditions.
Output drive strength is specified at ±12.5 mA with VOL < 0.1 VCC and VOH > 0.8 VCC under load, supporting direct interfacing to standard CMOS and TTL loads. The device meets Level 1 MSL rating and is Pb-free, halogen-free, and RoHS compliant per onsemi's manufacturing standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - enables interoperability with 1.8 V, 3.3 V, and 5 V logic families without level shifters |
| Propagation Delay (tPD) | 3.8 ns (typ) at VCC = 5.0 V, CL = 15 pF - supports >100 MHz toggle rates in clean digital paths |
| Input Thresholds | VIL = 0.8 V, VIH = 2.0 V at VCC = 5.5 V - guarantees reliable recognition of LSTTL logic levels |
| Output Drive | ±12.5 mA - sufficient to drive multiple 74LVC inputs or one 74ACT load without external buffering |
| Overvoltage Tolerance | Inputs/outputs withstand −0.5 V to +7.0 V - eliminates need for external clamping diodes in noisy environments |
| Quiescent Current | ICC = 1.0 µA (max) at TA = 25°C - supports always-on monitoring circuits with sub-µA standby power |
| Package | UDFN6 (1.45 × 1.0 mm, 0.5 mm pitch) - fits into 1.6 mm² board area, ideal for wearables and compact IoT nodes |
Pinout & Package
Package: UDFN6 (Case 517AQ), 1.45 mm × 1.0 mm × 0.50 mm body, 0.5 mm pitch, exposed thermal pad (non-electrical), moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference for all internal circuitry and output stage return path |
| 2 | NC | No-connect terminal - must be left floating or grounded per layout guidelines; not internally bonded |
| 3 | IN A | Single logic input with TTL-compatible thresholds and ESD-protected structure |
| 4 | NC | No-connect terminal - electrically isolated; no internal connection or function |
| 5 | OUT Y | Inverted logic output with full CMOS swing and ±12.5 mA drive capability |
| 6 | VCC | Positive supply input - decoupling capacitor (100 nF) recommended within 2 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible input thresholds | Validates reliable switching with legacy 5 V microcontrollers and peripheral ICs without external biasing |
| Full 5.0 V CMOS output swing | Ensures noise margin >1.5 V when driving 5 V CMOS loads, eliminating false triggering in noisy industrial settings |
| Input overvoltage tolerance to 7 V | Permits safe operation during hot insertion, bus contention, or transient coupling without external protection components |
| Power-down input protection | Prevents back-driving current flow when VCC = 0 V, enabling safe partial-power-down sequencing in multi-rail systems |
| Ultra-small UDFN6 footprint | Reduces PCB real estate by >60% vs. SOT-23-5, critical for miniaturized medical sensors and portable diagnostics |
Applications
| Industrial Sensor Interface | Low-Power Microcontroller I/O Buffering |
|---|---|
Use Scenario: Signal conditioning for analog sensor outputs digitized by 12-bit SAR ADCs in factory automation PLC modules. IC Role / Device Role / Timing Role: Inverts and buffers digital enable/control signals between isolated 3.3 V MCU and 5 V actuator drivers. Use Value: TTL-compatible inputs accept open-collector outputs from optocouplers; 7 V tolerant I/O prevents latch-up during EFT bursts per IEC 61000-4-4. |
Use Scenario: Driving LED indicators and push-button debouncing logic in battery-powered handheld test equipment. IC Role / Device Role / Timing Role: Provides clean, rail-to-rail inverted logic for status signaling and interrupt generation. Use Value: Sub-µA quiescent current extends battery life; UDFN6 package allows placement adjacent to MCU GPIO pins without routing congestion. |
| Automotive Body Control Module | IoT Edge Node Signal Conditioning |
Use Scenario: Interfacing door-lock solenoid drivers with CAN-FD microcontroller I/O in Class B vehicle subsystems. IC Role / Device Role / Timing Role: Inverts control polarity for active-low solenoid activation while providing voltage-level translation. Use Value: −55°C to +125°C operating range meets AEC-Q100 Grade 2 requirements; 1.65–5.5 V supply supports wide-input DC-DC rails. |
Use Scenario: Level-shifting and signal inversion between BLE SoC (1.8 V I/O) and environmental sensor array (3.3 V SPI interface). IC Role / Device Role / Timing Role: Acts as bidirectional logic translator for clock and data lines in low-latency sensor fusion pipelines. Use Value: 3.8 ns tPD ensures timing closure for 25 MHz SPI SCLK; 1.45 × 1.0 mm footprint minimizes interposer area in stacked-module designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverting buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G04DBVR | Same UDFN6 package, but VIL/VIH thresholds fixed at 3.3 V logic levels (not TTL-compatible); tPD = 3.7 ns @ 3.3 V | Requires external pull-up for 5 V TTL input compatibility; unsuitable for direct replacement where legacy 5 V logic drives input | Select only when system uses exclusively 3.3 V logic families and no LSTTL sources are present |
| MC74VHC1G04DTT1G | SC-70-5 package (2.0 × 1.25 mm), higher ICC (1 µA typ vs. 1.0 µA max), same 1.65–5.5 V range and TTL-compatible inputs | Larger footprint increases board area by 75%; lacks 7 V overvoltage tolerance on inputs/outputs | Choose when UDFN6 assembly capability is unavailable and 7 V tolerance is not required in end-equipment environment |
Compared with SN74LVC1G04DBVR and MC74VHC1G04DTT1G, the NLU1GT04MUTCG uniquely combines TTL input compatibility, 7 V I/O overvoltage tolerance, and the smallest industry-standard UDFN6 footprint - making it optimal for mixed-voltage industrial and automotive edge nodes where reliability and miniaturization are co-prioritized.
Availability
NLU1GT04MUTCG is available at Aetrix Electronics and suitable for industrial sensor interface, low-power microcontroller I/O buffering, and automotive body control module applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for NLU1GT04MUTCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLU1GT04MUTCG belongs to the MiniGate family of ultra-small logic devices, engineered specifically for space-constrained, low-power digital signal conditioning in harsh-environment embedded systems where traditional SOT packages are prohibitive.
FAQ
What is the maximum operating temperature range for the NLU1GT04MUTCG?
The NLU1GT04MUTCG is rated for continuous operation from −55°C to +125°C ambient temperature, meeting extended industrial and automotive under-hood requirements. This specification is validated per JEDEC JESD22-A108 and confirmed in the Recommended Operating Conditions table of the official datasheet. The NLU1GT04MUTCG maintains full functionality across this range without derating, provided PCB thermal design complies with onsemi's UDFN6 mounting guidelines.
Does the NLU1GT04MUTCG support 1.8 V logic systems?
Yes, the NLU1GT04MUTCG supports 1.8 V logic systems with guaranteed operation down to VCC = 1.65 V. At 1.8 V supply, it delivers valid CMOS output levels (VOH > 1.44 V, VOL < 0.18 V) and meets input thresholds (VIL ≤ 0.3 V, VIH ≥ 0.53 V). The NLU1GT04MUTCG also retains 7 V overvoltage tolerance on I/O pins regardless of supply voltage, enabling safe use in mixed-supply domains.
Are the NC pins on the NLU1GT04MUTCG required to be grounded?
No, the NC pins (pins 2 and 4) on the NLU1GT04MUTCG are unconnected internally and must remain floating or be left unbonded on the PCB - grounding them is not required and may introduce parasitic coupling. The official onsemi datasheet explicitly states these terminals have no electrical function. The NLU1GT04MUTCG's thermal pad is also non-electrical and may be left unconnected unless used for mechanical anchoring per IPC-7351B land pattern recommendations.
Can the NLU1GT04MUTCG be used in hot-swap applications?
Yes, the NLU1GT04MUTCG supports hot-swap operation due to its power-down input protection feature and 7 V input overvoltage tolerance. When VCC = 0 V, inputs remain high-impedance and cannot back-drive the supply rail. This behavior is verified per JEDEC JESD78 latch-up testing and documented in the Absolute Maximum Ratings table. The NLU1GT04MUTCG is therefore suitable for live-insertion scenarios in modular industrial backplanes and field-replaceable units.
What is the meaning of "MUTCG" in the NLU1GT04MUTCG part number?
The suffix "MUTCG" in NLU1GT04MUTCG denotes a specific packaging and compliance configuration: MU = UDFN6 package (Case 517AQ), T = tape-and-reel packaging, C = lead-free (Pb-free) construction, and G = RoHS-compliant and halogen-free/BFR-free material set. This full ordering code is defined in the "Ordering Information" section of the NLU1GT04 datasheet (Rev. 3, June 2016), and confirms the NLU1GT04MUTCG meets IPC/JEDEC standard J-STD-020 for moisture sensitivity Level 1.
NLU1GT04MUTCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 1
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.3V ~ 0.8V
- Input Logic Level - High:
- 1.2V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 7.7ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.2x1)
NLU1GT04MUTCG FAQ
1.How can I place an order for NLU1GT04MUTCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLU1GT04MUTCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLU1GT04MUTCG reliable?
The price and inventory of NLU1GT04MUTCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU1GT04MUTCG is usually 5 days.
3.What payment methods are accepted for NLU1GT04MUTCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU1GT04MUTCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLU1GT04MUTCG?
NLU1GT04MUTCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLU1GT04MUTCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLU1GT04MUTCG?
For technical support, including NLU1GT04MUTCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU1GT04MUTCG requirements.
6.How does Aetrix verify that NLU1GT04MUTCG is sourced from the original manufacturer or authorized distributors?
All NLU1GT04MUTCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU1GT04MUTCG meets industry standards.
7.What is the process for return or replacement of NLU1GT04MUTCG?
All NLU1GT04MUTCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU1GT04MUTCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLU1GT04MUTCG part is unused and in its original packaging.
Return procedure for NLU1GT04MUTCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLU1GT04MUTCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
