onsemi NLU2G04BMX1TCG
- Part No.:
- NLU2G04BMX1TCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-XFLGA
- Datasheet:
-
NLU2G04BMX1TCG.pdf
- Description:
- IC INVERTER 2CH 2-INP 6ULLGA
- Quantity:
- Payment:

- Shipping:

Inventory:48,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLU2G04BMX1TCG from onsemi is a dual CMOS inverter IC designed for high-speed logic inversion in space-constrained applications, featuring 3.5 ns typical propagation delay at 5.0 V, overvoltage-tolerant (OVT) inputs/outputs up to 7.0 V, and operation across 1.65–5.5 V supply range. It serves as a signal-level logic buffer/inverter in low-power industrial control and portable interface circuits.
For engineers reviewing the NLU2G04BMX1TCG datasheet, pinout, applications, or equivalent options, key selection criteria include ultra-small UDFN6 package footprint (1.2 × 1.0 mm), ±12.5 mA output drive, latch-up immunity (±500 mA), and power-down input protection - all critical for compact, robust digital signal conditioning.
Technical Context
The NLU2G04BMX1TCG implements two independent CMOS inverter stages with fully buffered inputs and outputs, supporting rail-to-rail digital signaling across its 1.65–5.5 V operating range. Its overvoltage-tolerant architecture allows safe interfacing with higher-voltage logic domains without level shifters.
Propagation delays are balanced between both inverters (tPLH ≈ tPHL), and input structures include diode clamps and power-down protection that disables current paths when VCC = 0 V - enabling hot-swap and partial-power-down system designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families |
| Typical Propagation Delay | 3.5 ns @ VCC = 5.0 V, CL = 15 pF - enables >100 MHz toggle rates in clean digital paths |
| Output Drive Current | ±12.5 mA - sufficient to drive standard 50 pF loads or multiple 74LVC inputs without buffering |
| Input/Output Overvoltage Tolerance | −0.5 V to +7.0 V - permits safe connection to 5 V or 3.3 V buses even when device is unpowered |
| Quiescent Supply Current | 1.0 µA max @ TA = 25°C - minimizes standby power in battery-operated systems |
| Operating Temperature Range | −55°C to +125°C - qualified for extended industrial and automotive under-hood environments |
| ESD Protection | HBM ≥ 2 kV - meets IEC 61000-4-2 Level 2 for board-level ESD robustness |
Pinout & Package
Package: UDFN6 (1.2 mm × 1.0 mm × 0.5 mm, 0.4 mm pitch, Case 517AA), Pb-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN A2 | Second inverter input - accepts CMOS-compatible logic levels; protected by OVT clamp diodes |
| 2 | IN A1 | First inverter input - identical electrical behavior to Pin 1; supports hot-insertion with VCC = 0 V |
| 3 | GND | Ground reference for both inverters - must be low-impedance to ensure noise margin and switching integrity |
| 4 | VCC | Positive supply - powers both inverters; decoupling capacitor (100 nF) required within 2 mm of this pin |
| 5 | OUT Y2 | Output of second inverter - rail-to-rail CMOS output capable of sinking or sourcing ±12.5 mA |
| 6 | OUT Y1 | Output of first inverter - electrically isolated from Y2; shares same drive strength and timing specs |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-small UDFN6 footprint | 1.2 × 1.0 mm area - reduces PCB real estate by >60% vs. SOT-363, enabling dense mixed-signal layouts |
| Overvoltage-tolerant I/O | Inputs and outputs withstand −0.5 V to +7.0 V regardless of VCC state - eliminates external clamping diodes |
| Power-down input protection | Inputs remain high-impedance and non-latching when VCC = 0 V - prevents back-driving and bus contention |
| Balanced propagation delays | tPLH and tPHL match within 0.5 ns across temperature - ensures symmetrical rise/fall timing in clock or data paths |
| Latch-up immunity | ±500 mA per I/O at 125°C - exceeds JEDEC JESD78 Class II, enabling reliable operation in noisy industrial settings |
Applications
| Industrial Sensor Interface | Portable Device Power Sequencing |
|---|---|
Use Scenario: Inverting enable signals for analog sensor biasing circuits in factory automation nodes. IC Role / Device Role / Timing Role: Dual inverter provides logic polarity correction and noise-immune signal conditioning before ADC input. Use Value: OVT inputs tolerate 5 V sensor supply rails while operating from 3.3 V MCU domain - no level shifter needed. |
Use Scenario: Controlling power-on reset sequencing for multi-rail PMICs in handheld medical monitors. IC Role / Device Role / Timing Role: Generates inverted enable pulses with precise delay matching to coordinate voltage ramp timing. Use Value: Balanced tPLH/tPHL ensures consistent timing margins across temperature - avoids race conditions during startup. |
| Automotive Body Control Module | IoT Edge Node Signal Conditioning |
Use Scenario: Inverting wake-up signals from CAN transceiver interrupt lines in low-power sleep mode. IC Role / Device Role / Timing Role: Provides glitch-free logic inversion with power-down protection during VCC brownout events. Use Value: Input protection remains active at VCC = 0 V - prevents false wake-ups from bus transients during battery disconnect. |
Use Scenario: Cleaning and inverting GPIO signals between ultra-low-power microcontroller and environmental sensor array. IC Role / Device Role / Timing Role: Acts as bidirectional logic translator with minimal quiescent current (1 µA max). Use Value: 1.65 V minimum VCC enables direct use with energy-harvesting power supplies - extends battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G04DBVR | Same 6-pin SOT-363 package; 3.7 ns tPD @ 3.3 V; no OVT - max VIN = VCC + 0.5 V | Requires external clamping for >3.3 V interfacing; not suitable for mixed-voltage hot-swap scenarios | Select when cost-sensitive and all logic domains share same VCC; avoid where 5 V signals coexist with 3.3 V supply |
| MC74VHC1G04DTT1G | SC-70-5 package (single inverter); 2.9 ns tPD @ 5 V; OVT only on inputs (not outputs) | Requires two devices for dual function; output lacks OVT - risks damage if driven by 5 V while VCC = 3.3 V | Choose only for single-channel needs; unsuitable as drop-in replacement due to pin count, channel count, and asymmetric OVT |
Compared with SN74LVC2G04DBVR and MC74VHC1G04DTT1G, the NLU2G04BMX1TCG uniquely delivers dual-channel OVT on both inputs and outputs in a 1.2×1.0 mm UDFN6, enabling true mixed-voltage interoperability without external components - critical for miniaturized industrial and automotive edge nodes.
Availability
NLU2G04BMX1TCG is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable device power sequencing, and automotive body control modules requiring stable component supply, long-term lifecycle support, and guaranteed Pb-free compliance.
Supply support for NLU2G04BMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and IoT applications.
The NLU2G04BMX1TCG belongs to the MiniGate logic family - engineered specifically for ultra-compact, high-reliability digital signal conditioning in harsh-environment embedded systems where board space and voltage interoperability are critical constraints.
FAQ
What is the maximum input voltage the NLU2G04BMX1TCG can tolerate when unpowered?
The NLU2G04BMX1TCG supports −0.5 V to +7.0 V on all input and output pins regardless of VCC state, including when VCC = 0 V. This overvoltage tolerance is enabled by internal clamping diodes and is verified per JEDEC JESD78 latch-up testing at ±500 mA. The NLU2G04BMX1TCG maintains high-impedance inputs and avoids back-powering during unpowered operation.
Does the NLU2G04BMX1TCG require external pull-up or pull-down resistors on unused inputs?
No - the NLU2G04BMX1TCG does not require external termination on unused inputs. Its CMOS inputs have negligible leakage (±0.1 µA max), and floating inputs are electrically stable due to internal structure. However, for deterministic logic states in noisy environments, tying unused inputs to VCC or GND is still recommended. The NLU2G04BMX1TCG's power-down protection ensures no current flows into inputs when VCC is absent.
Can the NLU2G04BMX1TCG drive a 50 pF capacitive load at 10 MHz?
Yes - the NLU2G04BMX1TCG delivers 7.5 ns max propagation delay at VCC = 5.0 V with CL = 50 pF, supporting reliable 10 MHz toggling with adequate setup/hold margins. Its ±12.5 mA output drive ensures fast edge rates into such loads, and the balanced tPLH/tPHL minimizes duty-cycle distortion. The NLU2G04BMX1TCG maintains this performance across −55°C to +125°C.
Is the NLU2G04BMX1TCG compatible with 1.8 V logic systems?
Yes - the NLU2G04BMX1TCG operates down to 1.65 V VCC and guarantees VIH = 0.75 × VCC and VIL = 0.25 × VCC, making it fully compatible with 1.8 V logic thresholds (VIH ≥ 1.35 V, VIL ≤ 0.45 V). It also drives 1.8 V CMOS loads with VOL ≤ 0.1 V and VOH ≥ 1.6 V at 50 µA, ensuring noise margins >0.4 V. The NLU2G04BMX1TCG functions correctly across the full 1.65–5.5 V range without configuration.
What is the thermal resistance (θJA) of the NLU2G04BMX1TCG in its UDFN6 package?
The NLU2G04BMX1TCG in UDFN6 (Case 517AA) has a typical junction-to-ambient thermal resistance (θJA) of 220°C/W when mounted on a standard FR-4 board with minimum copper pad spacing and no airflow, per the datasheet test condition. This value assumes a 10 mm × 1 inch, 2 oz copper trace layout. For higher-power applications, adding thermal vias under the exposed die pad reduces θJA significantly. The NLU2G04BMX1TCG's low ICC (1 µA max) keeps self-heating negligible in most uses.
NLU2G04BMX1TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-XFLGA
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-ULLGA (1.2x1)
NLU2G04BMX1TCG FAQ
1.How can I place an order for NLU2G04BMX1TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLU2G04BMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLU2G04BMX1TCG reliable?
The price and inventory of NLU2G04BMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU2G04BMX1TCG is usually 5 days.
3.What payment methods are accepted for NLU2G04BMX1TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU2G04BMX1TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLU2G04BMX1TCG?
NLU2G04BMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLU2G04BMX1TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLU2G04BMX1TCG?
For technical support, including NLU2G04BMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU2G04BMX1TCG requirements.
6.How does Aetrix verify that NLU2G04BMX1TCG is sourced from the original manufacturer or authorized distributors?
All NLU2G04BMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU2G04BMX1TCG meets industry standards.
7.What is the process for return or replacement of NLU2G04BMX1TCG?
All NLU2G04BMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU2G04BMX1TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLU2G04BMX1TCG part is unused and in its original packaging.
Return procedure for NLU2G04BMX1TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLU2G04BMX1TCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

