Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLU2G04MUTCG

Name: NLU2G04MUTCG
Brand: onsemi
SKU: NLU2G04MUTCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLU2G04MUTCG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NLU2G04MUTCG.pdf

Description:: IC INVERTER 2CH 2-INP 6UDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,268

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLU2G04MUTCG from onsemi is a dual CMOS inverter IC designed for high-speed logic inversion in space-constrained applications, featuring t_PD = 3.5 ns (typ) at V_CC = 5.0 V, overvoltage-tolerant I/O up to 7.0 V, and ultra-small UDFN6 (1.2 × 1.0 mm) package. It serves as a signal-level logic buffer/inverter in low-power industrial control interfaces and portable sensor signal conditioning circuits.

For engineers reviewing the NLU2G04MUTCG datasheet, pinout, applications, or equivalent options, key selection criteria include propagation delay consistency across temperature, input overvoltage tolerance beyond supply rail, and compatibility with 1.65–5.5 V operating range in mixed-voltage systems.

Technical Context

The NLU2G04MUTCG implements two independent CMOS inverter stages with balanced t_PLH/t_PHL propagation delays and power-down protection on all inputs. Its overvoltage-tolerant (OVT) input/output structure enables safe interfacing with signals exceeding V_CC, including legacy 5 V logic driving 3.3 V or 1.8 V domains.

It operates across −55 °C to +125 °C with guaranteed DC performance at V_CC = 1.65–5.5 V, supports 12.5 mA output drive per channel, and exhibits ≤10 µA quiescent ICC at 5.5 V - enabling use in always-on subsystems without thermal penalty.

Key Specifications

Parameter	Value and Actual Design Meaning
t_PD	3.5 ns (typ) @ V_CC = 5.0 V, CL = 15 pF - ensures sub-4 ns signal inversion critical for timing-critical glue logic.
V_IN/V_OUT Range	−0.5 V to +7.0 V - allows safe interface with higher-voltage peripherals without level shifters.
I_O	±12.5 mA - sufficient to drive standard TTL loads or multiple CMOS inputs directly.
V_CC Range	1.65 V to 5.5 V - supports operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families.
I_CC (Quiescent)	1.0 µA (max) @ V_CC = 5.5 V - enables battery-powered wake-up circuitry with negligible standby current.
C_IN	4 pF - minimizes capacitive loading on upstream drivers, preserving signal edge integrity.

Pinout & Package

Package: UDFN6 (1.2 × 1.0 mm, 0.4 mm pitch), case 517AA, Pb-free, moisture sensitivity level 1.

Pin/Terminal	Circuit Role	Design Meaning
1	IN A1	Input of first inverter stage; accepts overvoltage-tolerant digital signals up to 7.0 V.
2	IN A2	Input of second inverter stage; electrically isolated from A1, supports independent signal inversion.
3	GND	Ground reference for both inverters; must be low-impedance to maintain noise immunity and output swing fidelity.
4	V_CC	Positive supply rail; powers both inverters; decoupling capacitor required within 2 mm for stable high-speed operation.
5	OUT Y1	Inverted output of first stage; drives downstream logic with rail-to-rail swing and ±12.5 mA capability.
6	OUT Y2	Inverted output of second stage; identical electrical characteristics to Y1; no crosstalk between channels.

Key Features

Feature	Design Value
Overvoltage-tolerant I/O	Inputs and outputs withstand −0.5 V to +7.0 V regardless of V_CC, eliminating need for external clamping diodes in mixed-voltage interconnects.
Power-down protection	Inputs remain high-impedance and non-latching when V_CC = 0 V, preventing back-drive current into unpowered systems.
Balanced propagation delays	t_PLH and t_PHL match within 0.5 ns (typ) - essential for symmetric waveform generation and clock buffering.
Ultra-small footprint	UDFN6 1.2 × 1.0 mm package saves >60% board area vs. SOIC-8, enabling dense routing in wearables and IoT edge nodes.

Applications

Industrial Sensor Interface	Portable Device Power Sequencing
Use Scenario: Inverting enable signals from microcontroller GPIOs to control power rails in programmable logic controllers. IC Role / Device Role / Timing Role: Dual inverter providing clean, rail-to-rail inverted logic levels with precise timing margin for synchronous power-up sequencing. Use Value: Eliminates discrete transistor inverters while maintaining <4 ns delay and supporting 125 °C ambient operation in enclosed enclosures.	Use Scenario: Signal conditioning for reset and wake-up lines in battery-powered handheld instruments. IC Role / Device Role / Timing Role: Low-quiescent-current inverter ensuring reliable state inversion during deep-sleep modes with minimal leakage impact. Use Value: 1.0 µA max ICC at 5.5 V enables multi-year battery life in always-listening wake-up paths without compromising response time.
Automotive Body Control Module	Medical Diagnostic Equipment
Use Scenario: Level-shifting and inversion of LIN bus status indicators between 5 V microcontrollers and 3.3 V display drivers. IC Role / Device Role / Timing Role: Overvoltage-tolerant inverter bridging voltage domains without external components, meeting AEC-Q100 Class 0 transient requirements. Use Value: 7.0 V I/O tolerance prevents latch-up during load-dump transients, reducing BOM count and improving system robustness.	Use Scenario: Isolating and inverting control signals between FPGA-configured logic and analog front-end enable/disable lines. IC Role / Device Role / Timing Role: High-speed dual inverter delivering deterministic <8 ns max delay across −55 °C to +125 °C for diagnostic timing-critical paths. Use Value: Guaranteed t_PHL/t_PLH specs at full temperature range ensure consistent pulse widths in safety-critical signal chains.

Industrial Sensor Interface

Portable Device Power Sequencing

Use Scenario: Inverting enable signals from microcontroller GPIOs to control power rails in programmable logic controllers.

IC Role / Device Role / Timing Role: Dual inverter providing clean, rail-to-rail inverted logic levels with precise timing margin for synchronous power-up sequencing.

Use Value: Eliminates discrete transistor inverters while maintaining <4 ns delay and supporting 125 °C ambient operation in enclosed enclosures.

Use Scenario: Signal conditioning for reset and wake-up lines in battery-powered handheld instruments.

IC Role / Device Role / Timing Role: Low-quiescent-current inverter ensuring reliable state inversion during deep-sleep modes with minimal leakage impact.

Use Value: 1.0 µA max ICC at 5.5 V enables multi-year battery life in always-listening wake-up paths without compromising response time.

Automotive Body Control Module

Medical Diagnostic Equipment

Use Scenario: Level-shifting and inversion of LIN bus status indicators between 5 V microcontrollers and 3.3 V display drivers.

IC Role / Device Role / Timing Role: Overvoltage-tolerant inverter bridging voltage domains without external components, meeting AEC-Q100 Class 0 transient requirements.

Use Value: 7.0 V I/O tolerance prevents latch-up during load-dump transients, reducing BOM count and improving system robustness.

Use Scenario: Isolating and inverting control signals between FPGA-configured logic and analog front-end enable/disable lines.

IC Role / Device Role / Timing Role: High-speed dual inverter delivering deterministic <8 ns max delay across −55 °C to +125 °C for diagnostic timing-critical paths.

Use Value: Guaranteed t_PHL/t_PLH specs at full temperature range ensure consistent pulse widths in safety-critical signal chains.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G04DBVR	Same 2-channel inverter function but rated only to 5.5 V I/O; lacks overvoltage tolerance above V_CC.	Not suitable where inputs may exceed V_CC (e.g., hot-swap interfaces); requires external clamping if interfacing 5 V signals into 3.3 V systems.	Select when cost is primary and overvoltage risk is eliminated by system design.
74LVC2G04GW,125	Identical logic function and 1.65–5.5 V V_CC range, but offered in SOT-363 (SC-70) package - larger footprint (2.1 × 1.25 mm) and higher C_IN (5 pF).	Less suitable for ultra-dense PCB layouts; slightly degraded high-frequency edge fidelity due to higher parasitic capacitance.	Select when hand-soldering or legacy reflow profiles favor SC-70 over UDFN.

Compared with SN74LVC2G04DBVR and 74LVC2G04GW,125, the NLU2G04MUTCG uniquely combines 7.0 V overvoltage tolerance, 1.2 × 1.0 mm UDFN6 packaging, and sub-4 ns propagation delay - making it optimal for miniaturized, mixed-voltage industrial and automotive signal conditioning where reliability and board space are co-constrained.

Availability

NLU2G04MUTCG is available at Aetrix Electronics and suitable for industrial sensor interface, portable device power sequencing, and automotive body control module applications requiring stable component supply, long-term lifecycle support, and traceable Pb-free sourcing.

Supply support for NLU2G04MUTCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and medical markets.

The NLU2G04MUTCG belongs to the MiniGate logic family, engineered for ultra-small-footprint, high-speed, mixed-voltage interoperability in space- and power-constrained embedded systems.

FAQ

What is the maximum input voltage rating for NLU2G04MUTCG?

The NLU2G04MUTCG supports DC input voltages from −0.5 V to +7.0 V, independent of V_CC. This overvoltage tolerance allows direct connection to 5 V signals even when powered from 1.8 V or 3.3 V supplies - a key differentiator versus standard LVC logic. The NLU2G04MUTCG maintains this rating across its full operating temperature range.

Does NLU2G04MUTCG require external pull-up or pull-down resistors on unused inputs?

No - the NLU2G04MUTCG features internal power-down protection that holds unused inputs in a high-impedance, non-latching state when V_CC is absent or at 0 V. During normal operation, unused inputs should still be tied to V_CC or GND to prevent floating states, but no external resistors are needed for power-down safety. This behavior is confirmed in the datasheet's "Power Down Protection" feature description.

What is the typical propagation delay of NLU2G04MUTCG at 3.3 V supply?

At V_CC = 3.3 V and C_L = 15 pF, the NLU2G04MUTCG delivers t_PLH/t_PHL = 4.5 ns (typ), as specified in the AC Electrical Characteristics table. This value increases to 6.4 ns (typ) at C_L = 50 pF. The NLU2G04MUTCG maintains tight delay matching between channels, with variation under 0.5 ns across process and temperature.

Is NLU2G04MUTCG compatible with lead-free reflow soldering processes?

Yes - the NLU2G04MUTCG is Pb-free and qualified for standard lead-free reflow profiles, including peak temperatures up to 260 °C (per JEDEC J-STD-020). Its UDFN6 package (case 517AA) has MSL Level 1 rating, meaning it can be stored indefinitely at ≤30 °C/60% RH without baking prior to assembly. The NLU2G04MUTCG meets IPC/JEDEC standards for moisture sensitivity and thermal endurance.

Can NLU2G04MUTCG drive a 50 pF capacitive load reliably at 10 MHz?

Yes - the NLU2G04MUTCG specifies t_PLH/t_PHL = 7.5 ns (typ) at V_CC = 5.0 V and C_L = 50 pF, yielding a theoretical maximum toggle frequency >60 MHz. At 10 MHz, the NLU2G04MUTCG easily meets setup/hold margins with ample timing slack. Its 12.5 mA output drive ensures fast edge rates into 50 pF, and the NLU2G04MUTCG's low C_IN (4 pF) minimizes loading on upstream drivers.

NLU2G04MUTCG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 2

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 7.5ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-UDFN (1.2x1)

NLU2G04MUTCG FAQ

1.How can I place an order for NLU2G04MUTCG through Aetrix?

Please submit a Request for Quotation (RFQ) for NLU2G04MUTCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLU2G04MUTCG reliable?

The price and inventory of NLU2G04MUTCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU2G04MUTCG is usually 5 days.

3.What payment methods are accepted for NLU2G04MUTCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU2G04MUTCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLU2G04MUTCG?

NLU2G04MUTCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLU2G04MUTCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLU2G04MUTCG?

For technical support, including NLU2G04MUTCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU2G04MUTCG requirements.

6.How does Aetrix verify that NLU2G04MUTCG is sourced from the original manufacturer or authorized distributors?

All NLU2G04MUTCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU2G04MUTCG meets industry standards.

7.What is the process for return or replacement of NLU2G04MUTCG?

All NLU2G04MUTCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU2G04MUTCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLU2G04MUTCG part is unused and in its original packaging.

Return procedure for NLU2G04MUTCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…