onsemi NLU2G06AMX1TCG
- Part No.:
- NLU2G06AMX1TCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-XFLGA
- Datasheet:
-
NLU2G06AMX1TCG.pdf
- Description:
- IC INVERTER 2CH 2-INP 6ULLGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,834
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLU2G06AMX1TCG from onsemi is a dual CMOS inverter with open-drain outputs, designed for level-shifting and wired-OR logic applications in space-constrained systems. It operates from 1.65 V to 5.5 V, delivers 3.8 ns typical propagation delay at 5.0 V, supports ±12.5 mA output sink current, and features overvoltage-tolerant (OVT) inputs/outputs up to 7.0 V - enabling robust interfacing between mixed-voltage domains in portable IoT sensors.
For engineers reviewing the NLU2G06AMX1TCG datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain drive capability, ultra-small UDFN6 (1.45 × 1.0 mm) footprint, overvoltage tolerance, input power-down protection, and guaranteed operation across −55 °C to +125 °C industrial temperature range.
Technical Context
The NLU2G06AMX1TCG implements two independent inverting buffers with open-drain outputs, requiring external pull-up resistors for logic high assertion. Its input structure includes power-down protection that prevents back-current flow when VCC = 0 V, and OVT pins allow safe operation with input/output signals exceeding supply voltage - critical for I²C bus arbitration and mixed-supply voltage translation.
AC performance is characterized with 15 pF and 50 pF loads, supporting data rates up to ~100 MHz (based on tPZL = 3.8 ns typ @ 5 V, CL = 15 pF). The device uses standard CMOS process technology with ESD protection per JESD22-A114 (>2 kV HBM), and latch-up immunity of ±500 mA per JESD78.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters |
| tPZL (Typ) | 3.8 ns @ VCC = 5.0 V, CL = 15 pF - supports high-speed digital control signaling in real-time sensor interfaces |
| IOL (Max) | ±12.5 mA - sufficient to drive standard I²C bus capacitance (400 pF) with <1 μs rise time using 2.2 kΩ pull-up |
| VIN/VOUT Max | −0.5 V to +7.0 V - allows safe connection to 5 V or 3.3 V buses while powered from 1.8 V supply |
| ICC (Max) | 10 μA @ TA = 25 °C - ensures ultra-low static power in battery-powered always-on nodes |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and outdoor edge devices |
Pinout & Package
Package: UDFN6 (1.45 mm × 1.0 mm, 0.5 mm pitch), exposed thermal pad, RoHS-compliant Pb-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - IN A1 | Inverter 1 input | CMOS-compatible input with power-down protection and OVT; accepts voltages up to 7.0 V regardless of VCC |
| 2 - IN A2 | Inverter 2 input | Independent second input with identical OVT and protection characteristics as Pin 1 |
| 3 - GND | Ground reference | Primary ground return path; must be low-impedance for noise immunity and ESD discharge |
| 4 - VCC | Positive supply | Single supply rail for both inverters; powers internal circuitry and defines logic thresholds |
| 5 - OUT Y2 | Inverter 2 open-drain output | Active-low output requiring external pull-up; sinks up to 12.5 mA; floats high-impedance when inactive |
| 6 - OUT Y1 | Inverter 1 open-drain output | Independent open-drain output with identical electrical specs and drive capability as Pin 5 |
Key Features
| Feature | Design Value |
|---|---|
| Overvoltage-Tolerant I/O | Input and output pins withstand −0.5 V to +7.0 V independent of VCC, enabling safe interconnection across voltage domains |
| Power-Down Input Protection | Inputs remain high-impedance and non-destructive even when VCC = 0 V - prevents back-powering and signal contention |
| Ultra-Small UDFN6 Footprint | 1.45 mm × 1.0 mm package reduces PCB area by >60% vs. SOT-363, critical for wearables and compact modules |
| Balanced Propagation Delays | tPZL and tPLZ match within ±0.5 ns (typ), ensuring deterministic timing in dual-signal paths like clock enable and reset synchronization |
Applications
| I²C Bus Level Translation | GPIO Expansion Interface |
|---|---|
Use Scenario: Translating 1.8 V microcontroller GPIOs to 3.3 V I²C peripheral bus while maintaining bidirectional communication. IC Role / Device Role / Timing Role: Dual open-drain inverter provides isolated, direction-agnostic pull-down control for SDA/SCL lines. Use Value: Eliminates need for dedicated bi-directional level translators; OVT pins tolerate 3.3 V bus voltage while operating from 1.8 V supply. | Use Scenario: Expanding host MCU interrupt-capable GPIOs to drive multiple external sensors with shared interrupt line. IC Role / Device Role / Timing Role: Two independent inverters condition active-low sensor alerts into a single-wired-OR interrupt bus. Use Value: Enables hardware OR-ing of up to two sensors without external diodes; 3.8 ns delay ensures sub-microsecond alert latency. |
| Industrial Sensor Signal Conditioning | Automotive Body Control Module Logic |
Use Scenario: Converting analog comparator outputs (0–5 V swing) into clean 3.3 V logic levels for MCU input with noise margin. IC Role / Device Role / Timing Role: Inverter acts as Schmitt-trigger-compatible buffer with defined VIH/VIL thresholds and OVT input protection. Use Value: Withstands transient overvoltages on sensor lines; operates reliably across −40 °C to +125 °C ambient without derating. | Use Scenario: Driving LED status indicators and small solenoid drivers from 5 V MCU outputs via open-drain configuration with external pull-ups. IC Role / Device Role / Timing Role: Provides controlled sink current (≤12.5 mA) and fast turn-off (tPLZ = 5.3 ns typ) for precise PWM dimming control. Use Value: Open-drain outputs simplify current-limiting resistor design; wide VCC range supports legacy 5 V BCU designs and newer 3.3 V variants. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual open-drain inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G06DPWR | Same dual inverter function, but rated only to 5.5 V max VIN/VOUT; no overvoltage tolerance beyond supply rail | Lacks OVT capability - requires strict voltage domain isolation; unsuitable for mixed-voltage bus arbitration | Select when operating exclusively within one supply domain and board space permits larger X2SON6 (1.45 × 1.0 mm same size but different pinout) |
| NC7WZ06P6X | Smaller SC70-6 package (2.0 × 1.25 mm); higher ICC (max 10 μA vs. 10 μA), same tPZL (3.5 ns), but only rated to 6.0 V VIN/VOUT | No power-down protection on inputs; not qualified for −55 °C operation - limited to commercial temp range | Prefer for cost-sensitive consumer applications where extended temperature and zero-VCC robustness are not required |
Compared with SN74LVC2G06DPWR and NC7WZ06P6X, the NLU2G06AMX1TCG uniquely combines overvoltage tolerance, power-down protection, and full industrial temperature qualification in an ultra-compact UDFN6 - making it the only choice for fault-resilient, mixed-voltage embedded control where reliability trumps marginal cost savings.
Availability
NLU2G06AMX1TCG is available at Aetrix Electronics and suitable for industrial sensor nodes, automotive body electronics, portable medical monitors, and IoT edge gateways requiring stable component supply across long product lifecycles.
Supply support for NLU2G06AMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The MiniGate™ logic family - including the NLU2G06AMX1TCG - was engineered for ultra-low-power, space-constrained embedded systems requiring robust voltage-domain interoperability and extended temperature operation.
FAQ
What is the maximum input voltage the NLU2G06AMX1TCG can tolerate when VCC = 1.8 V?
The NLU2G06AMX1TCG supports input voltages from −0.5 V to +7.0 V regardless of VCC level, confirmed in the Maximum Ratings table. This overvoltage tolerance (OVT) allows safe connection to 5 V or 3.3 V buses while powered from 1.8 V - a key feature distinguishing the NLU2G06AMX1TCG from standard logic gates. No external clamping is required.
Does the NLU2G06AMX1TCG support I²C bus operation with 1.8 V MCU and 3.3 V peripherals?
Yes - the NLU2G06AMX1TCG is explicitly suited for I²C level translation. Its open-drain outputs, OVT inputs/outputs, and 1.65–5.5 V VCC range allow direct connection between 1.8 V controllers and 3.3 V peripherals. External pull-up resistors to 3.3 V complete the interface, and the NLU2G06AMX1TCG's 12.5 mA sink capability ensures compliant bus timing per I²C Fast-mode specifications.
What is the thermal pad connection requirement for the UDFN6 package of the NLU2G06AMX1TCG?
The UDFN6 package of the NLU2G06AMX1TCG includes an exposed thermal pad (Case 517AQ) that must be soldered to a PCB thermal land for optimal thermal performance and mechanical reliability. Per onsemi's mounting guidelines, the pad should be connected to GND or a dedicated thermal plane using ≥4 thermal vias (0.3 mm diameter) to inner layers. Leaving the pad unconnected degrades power dissipation and may compromise long-term solder joint integrity.
Can the NLU2G06AMX1TCG outputs be paralleled for higher current drive?
No - paralleling the two open-drain outputs of the NLU2G06AMX1TCG is not recommended. Each output has independent internal structure and slight propagation delay mismatch (≤0.5 ns), which may cause shoot-through or timing glitches during transitions. For higher sink current, use a single output with appropriately sized external pull-up or select a dedicated driver IC. The NLU2G06AMX1TCG is optimized for dual independent channel operation, not current stacking.
Is the NLU2G06AMX1TCG pin-compatible with other variants in the NLU2G06 family?
No - the NLU2G06AMX1TCG uses Case 517AQ (UDFN6, 1.45 × 1.0 mm, 0.5 mm pitch), while NLU2G06MUTCG uses Case 517AA (1.2 × 1.0 mm, 0.4 mm pitch) and NLU2G06CMUTCG uses Case 517BX (1.0 × 1.0 mm, 0.35 mm pitch). Though functionally identical, these variants have different footprints and pin pitches; PCB layout must be specific to the exact variant. The NLU2G06AMX1TCG is not a drop-in replacement for other NLU2G06 suffixes.
NLU2G06AMX1TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-XFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- Open Drain
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 7.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-ULLGA (1.45x1)
NLU2G06AMX1TCG FAQ
1.How can I place an order for NLU2G06AMX1TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLU2G06AMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLU2G06AMX1TCG reliable?
The price and inventory of NLU2G06AMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU2G06AMX1TCG is usually 5 days.
3.What payment methods are accepted for NLU2G06AMX1TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU2G06AMX1TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLU2G06AMX1TCG?
NLU2G06AMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLU2G06AMX1TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLU2G06AMX1TCG?
For technical support, including NLU2G06AMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU2G06AMX1TCG requirements.
6.How does Aetrix verify that NLU2G06AMX1TCG is sourced from the original manufacturer or authorized distributors?
All NLU2G06AMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU2G06AMX1TCG meets industry standards.
7.What is the process for return or replacement of NLU2G06AMX1TCG?
All NLU2G06AMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU2G06AMX1TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLU2G06AMX1TCG part is unused and in its original packaging.
Return procedure for NLU2G06AMX1TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLU2G06AMX1TCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

