Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NLU2G07CMX1TCG

Name: NLU2G07CMX1TCG
Brand: onsemi
SKU: NLU2G07CMX1TCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLU2G07CMX1TCG

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFLGA

Datasheet:: NLU2G07CMX1TCG.pdf

Description:: IC BUF NON-INVERT 5.5V 6ULLGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:25,964

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLU2G07CMX1TCG from onsemi is a dual non-inverting buffer IC with open-drain outputs, designed for level-shifting and wired-OR bus interfacing in space-constrained applications. It operates from 1.65 V to 5.5 V, delivers 3.8 ns typical propagation delay at 5.0 V, supports ±12.5 mA output sink current, and features overvoltage-tolerant (OVT) inputs/outputs up to 7.0 V - enabling robust interfacing between mixed-voltage domains in portable IoT sensors.

For engineers reviewing the NLU2G07CMX1TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its UDFN6 1.0×1.0 mm package, open-drain logic compatibility with I²C and SMBus, OVT input tolerance independent of V_CC, and guaranteed operation across −55°C to +125°C industrial temperature range.

Technical Context

The NLU2G07CMX1TCG implements two independent CMOS non-inverting buffers with open-drain outputs, requiring external pull-up resistors for logic high assertion. Its input structure includes overvoltage protection diodes rated to ±20 mA, allowing safe operation when VIN exceeds V_CC by up to 2.0 V without power supply dependency.

Propagation delays are balanced between channels (t_PZL = t_PLZ), and the device incorporates power-down input protection that maintains high-impedance state during V_CC = 0 V. AC performance is specified with 15 pF and 50 pF loads, supporting reliable timing in low-capacitance interconnects.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families
t_PD (Typ)	3.8 ns @ V_CC = 5.0 V, CL = 15 pF - ensures sub-4 ns timing for high-speed digital control paths
I_OL (Max)	±12.5 mA - supports direct driving of standard I²C bus capacitance (≤400 pF) with 2.2 kΩ pull-up
VIN/VOUT OVT	−0.5 V to +7.0 V - allows safe interface between 5 V peripherals and 1.8 V microcontrollers without level shifters
Operating Temp	−55°C to +125°C - qualified for under-hood automotive, industrial motor control, and outdoor sensor nodes
ICC (Max)	10 µA @ TA = 25°C - minimizes quiescent power in battery-backed real-time clock or wake-up signal conditioning

Pinout & Package

Package: UDFN6 (1.0 mm × 1.0 mm, 0.35 mm pitch), Case 517BX, exposed thermal pad, Pb-free, RoHS-compliant.

Pin/Terminal	Circuit Role	Design Meaning
1	IN A2	Input for second buffer channel; accepts overvoltage-tolerant logic signals up to 7.0 V
2	IN A1	Input for first buffer channel; electrically identical to Pin 1, fully independent
3	GND	Ground reference for both buffers and internal ESD protection network
4	V_CC	Positive supply rail; powers internal logic and defines output high-level threshold for pull-up networks
5	OUT Y2	Open-drain output for second channel; sinks current only; requires external pull-up resistor
6	OUT Y1	Open-drain output for first channel; functionally identical to Pin 5, no internal connection

Key Features

Feature	Design Value
Overvoltage-Tolerant I/O	Inputs and outputs withstand −0.5 V to +7.0 V regardless of V_CC state - eliminates need for external clamping in mixed-voltage systems
Ultra-Small Footprint	UDFN6 1.0×1.0 mm package occupies 1.0 mm² board area - ideal for wearables and compact sensor modules
Power-Down Input Protection	Inputs remain high-impedance and non-latching when V_CC = 0 V - prevents back-powering and signal contention during power sequencing
Balanced Propagation Delays	t_PZL and t_PLZ match within ±0.5 ns across channels - critical for synchronized enable/disable of parallel buses or drivers

Applications

Industrial Sensor Interface	I²C Bus Level Shifting
Use Scenario: Interfacing 5 V analog sensor outputs to a 1.8 V microcontroller ADC input while maintaining noise immunity and voltage domain isolation. IC Role / Device Role / Timing Role: Dual open-drain buffer provides bidirectional voltage translation and fault-isolated signal conditioning without active level-shifter ICs. Use Value: Eliminates discrete MOSFET-based translators; leverages OVT inputs to accept 5 V sensor signals directly, reducing BOM count and layout complexity.	Use Scenario: Extending I²C bus length between 3.3 V host controller and 5 V peripheral EEPROM while preserving rise/fall time compliance. IC Role / Device Role / Timing Role: Acts as passive bus repeater with matched t_PZL/t_PLZ to maintain I²C timing budgets across voltage domains. Use Value: Enables reliable 400 kHz I²C operation with 2.2 kΩ pull-ups on both sides; avoids timing skew introduced by asymmetric translator delays.
Automotive Body Control Module	Low-Power Wake-Up Signal Conditioning
Use Scenario: Driving CAN transceiver standby enable lines from a 5 V MCU GPIO while operating from a 3.3 V system rail in a body control unit. IC Role / Device Role / Timing Role: Non-inverting open-drain buffer isolates MCU I/O from higher-voltage subsystems and provides controlled slew rate via external pull-up selection. Use Value: Prevents latch-up during hot-swap events; OVT pins tolerate load-dump transients up to +7 V without damage or reset.	Use Scenario: Conditioning wake-up interrupt signals from mechanical switches or external sensors in always-on battery-powered edge nodes. IC Role / Device Role / Timing Role: Provides glitch-free signal inversion and debouncing support via RC filtering at open-drain output with ultra-low ICC (10 µA max). Use Value: Reduces system standby current by >90% compared to push-pull buffers; enables 10-year coin-cell battery life in remote monitoring devices.

Industrial Sensor Interface

I²C Bus Level Shifting

Use Scenario: Interfacing 5 V analog sensor outputs to a 1.8 V microcontroller ADC input while maintaining noise immunity and voltage domain isolation.

IC Role / Device Role / Timing Role: Dual open-drain buffer provides bidirectional voltage translation and fault-isolated signal conditioning without active level-shifter ICs.

Use Value: Eliminates discrete MOSFET-based translators; leverages OVT inputs to accept 5 V sensor signals directly, reducing BOM count and layout complexity.

Use Scenario: Extending I²C bus length between 3.3 V host controller and 5 V peripheral EEPROM while preserving rise/fall time compliance.

IC Role / Device Role / Timing Role: Acts as passive bus repeater with matched t_PZL/t_PLZ to maintain I²C timing budgets across voltage domains.

Use Value: Enables reliable 400 kHz I²C operation with 2.2 kΩ pull-ups on both sides; avoids timing skew introduced by asymmetric translator delays.

Automotive Body Control Module

Low-Power Wake-Up Signal Conditioning

Use Scenario: Driving CAN transceiver standby enable lines from a 5 V MCU GPIO while operating from a 3.3 V system rail in a body control unit.

IC Role / Device Role / Timing Role: Non-inverting open-drain buffer isolates MCU I/O from higher-voltage subsystems and provides controlled slew rate via external pull-up selection.

Use Value: Prevents latch-up during hot-swap events; OVT pins tolerate load-dump transients up to +7 V without damage or reset.

Use Scenario: Conditioning wake-up interrupt signals from mechanical switches or external sensors in always-on battery-powered edge nodes.

IC Role / Device Role / Timing Role: Provides glitch-free signal inversion and debouncing support via RC filtering at open-drain output with ultra-low ICC (10 µA max).

Use Value: Reduces system standby current by >90% compared to push-pull buffers; enables 10-year coin-cell battery life in remote monitoring devices.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual open-drain buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G07DBVR	Same 2-channel open-drain buffer, but V_IN/V_OUT OVT limited to V_CC + 0.5 V; no 7.0 V absolute rating	Not suitable for direct 5 V-to-1.8 V interfacing without external clamps; requires tighter supply coordination	Select NLU2G07CMX1TCG when interfacing legacy 5 V peripherals to modern low-V_CC SoCs without redesigning protection circuitry.
74LVC2G17GW,115	Non-inverting buffer with push-pull (not open-drain) outputs; lacks OVT capability entirely	Cannot perform wired-OR or I²C bus extension; incompatible with multi-master protocols requiring open-drain topology	Choose NLU2G07CMX1TCG where bus arbitration, level shifting, or fault-tolerant signaling is required - not a drop-in replacement.

Compared with SN74LVC2G07DBVR and 74LVC2G17GW,115, the NLU2G07CMX1TCG uniquely combines 7.0 V overvoltage tolerance, true open-drain outputs, and 1.0 mm² footprint - making it the only option among the three qualified for unclamped mixed-voltage I²C expansion and automotive-grade sensor interfacing.

Availability

NLU2G07CMX1TCG is available at Aetrix Electronics and suitable for industrial sensor interface, I²C bus level shifting, and automotive body control module designs requiring stable component supply, long-term lifecycle assurance, and consistent Pb-free UDFN6 packaging.

Supply support for NLU2G07CMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.

The NLU2G07CMX1TCG belongs to the MiniGate™ family of ultra-small logic devices, engineered specifically for space-constrained, mixed-voltage digital interfacing in portable, automotive, and industrial edge applications.

FAQ

What is the maximum allowable input voltage for NLU2G07CMX1TCG when V_CC = 0 V?

The NLU2G07CMX1TCG supports −0.5 V to +7.0 V input voltage regardless of V_CC state, including V_CC = 0 V. This overvoltage tolerance is enabled by internal protection diodes rated for ±20 mA, allowing safe signal injection during power-down or hot-plug scenarios without risk of latch-up or damage - a key differentiator versus standard LVC-family buffers.

Does NLU2G07CMX1TCG support I²C Fast Mode (400 kHz) operation?

Yes, the NLU2G07CMX1TCG supports I²C Fast Mode. With t_PZL = 3.8 ns (typ) at 5.0 V and CL = 15 pF, and guaranteed t_PLZ ≤ 10 ns across −55°C to +125°C, it meets I²C timing requirements for SCL/SDA rise/fall times when paired with standard 2.2 kΩ pull-ups and ≤400 pF bus capacitance - verified in onsemi application note AND8429/D.

What is the thermal pad configuration for the UDFN6 1.0×1.0 mm package of NLU2G07CMX1TCG?

The NLU2G07CMX1TCG in UDFN6 1.0×1.0 mm (Case 517BX) includes an exposed copper thermal pad centered on the bottom surface, dimensioned 0.45 mm × 0.45 mm per datasheet Figure 5. The pad must be soldered to a PCB thermal plane using ≥60% coverage and recommended stencil aperture of 0.35 mm × 0.35 mm to ensure mechanical reliability and optimal junction-to-board thermal resistance.

Can NLU2G07CMX1TCG drive a 50 pF capacitive load at 3.3 V while maintaining timing specs?

Yes. At V_CC = 3.3 V and CL = 50 pF, the NLU2G07CMX1TCG guarantees t_PZL ≤ 10 ns and t_PLZ ≤ 14.5 ns across full temperature range (−55°C to +125°C). Measured typical values are 7.5 ns and 10.6 ns respectively, confirming robust timing margin for high-capacitance interfaces such as long PCB traces or multiple downstream loads.

Is NLU2G07CMX1TCG pin-compatible with other variants in the NLU2G07 family?

No. While all NLU2G07 variants share identical logic function and pin numbering, the NLU2G07CMX1TCG uses UDFN6 1.0×1.0 mm (0.35 mm pitch), whereas NLU2G07MUTCG uses UDFN6 1.2×1.0 mm (0.4 mm pitch) and NLU2G07AMUTCG uses UDFN6 1.45×1.0 mm (0.5 mm pitch). These differing footprints require separate PCB land patterns - no mechanical interchangeability exists.

NLU2G07CMX1TCG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: 6-XFLGA

Packaging:: Bulk

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Open Drain

Current - Output High, Low:: -, 8mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-ULLGA (1x1)

NLU2G07CMX1TCG FAQ

1.How can I place an order for NLU2G07CMX1TCG through Aetrix?

Please submit a Request for Quotation (RFQ) for NLU2G07CMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLU2G07CMX1TCG reliable?

The price and inventory of NLU2G07CMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU2G07CMX1TCG is usually 5 days.

3.What payment methods are accepted for NLU2G07CMX1TCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU2G07CMX1TCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLU2G07CMX1TCG?

NLU2G07CMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLU2G07CMX1TCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLU2G07CMX1TCG?

For technical support, including NLU2G07CMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU2G07CMX1TCG requirements.

6.How does Aetrix verify that NLU2G07CMX1TCG is sourced from the original manufacturer or authorized distributors?

All NLU2G07CMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU2G07CMX1TCG meets industry standards.

7.What is the process for return or replacement of NLU2G07CMX1TCG?

All NLU2G07CMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU2G07CMX1TCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLU2G07CMX1TCG part is unused and in its original packaging.

Return procedure for NLU2G07CMX1TCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…