Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLU2GU04BMX1TCG

Name: NLU2GU04BMX1TCG
Brand: onsemi
SKU: NLU2GU04BMX1TCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLU2GU04BMX1TCG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-XFLGA

Datasheet:: NLU2GU04BMX1TCG.pdf

Description:: IC INVERTER 2CH 2-INP 6ULLGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,536

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLU2GU04BMX1TCG from onsemi is a dual unbuffered CMOS inverter in ULLGA6 (1.2 × 1.0 mm) package, delivering 2.5 ns typical propagation delay at 5.0 V, ±12.5 mA output drive, and overvoltage-tolerant I/O up to 7 V - used in oscillator circuits, pulse shaping, and high-impedance amplifier interfaces.

For engineers reviewing the NLU2GU04BMX1TCG datasheet, pinout, applications, or equivalent options, this page provides verified electrical specs, validated pin functions, real-world use cases in timing-critical signal conditioning, and two confirmed alternative parts with documented functional and packaging differences.

Technical Context

The NLU2GU04BMX1TCG implements two independent unbuffered inverter stages with no internal buffering, enabling minimal propagation delay skew and precise edge control for clockless waveform shaping. Its input and output structures are designed for overvoltage tolerance (−0.5 V to +7.0 V), decoupled from V_CC supply range (1.65 V to 5.5 V).

It features power-down protection on all inputs, balanced t_PLH/t_PHL delays (≤1.5 ns mismatch), and operates across −55 °C to +125 °C. Input leakage remains ≤±1.0 µA, and dynamic power dissipation is characterized by C_PD = 22 pF at 5.0 V.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - supports single-supply operation across 1.8 V, 3.3 V, and 5 V logic domains
t_PD (Typ)	2.5 ns @ V_CC = 5.0 V, C_L = 15 pF - enables sub-400 MHz toggle rates in clean edge generation
I_O	±12.5 mA - sufficient to directly drive 50 Ω transmission lines or fan-out to ≥10 74LVC inputs
V_IN/V_OUT Tolerance	−0.5 V to +7.0 V - allows safe interfacing with higher-voltage peripherals without level shifters
I_IN Leakage	±1.0 µA max @ −55 °C to +125 °C - preserves high-impedance node integrity in sensor front-ends
Package	ULLGA6 (1.2 × 1.0 mm, 0.4 mm pitch) - ultra-compact footprint for space-constrained PCB layouts

Pinout & Package

ULLGA6 (Case 613AE) is a 6-pin, leadless, bottom-terminal package with exposed thermal pad. It uses solder-mask defined pads and supports reflow-compatible assembly per J-STD-020 MSL Level 1.

Pin/Terminal	Circuit Role	Design Meaning
1	Input A2	Second inverter input; accepts overvoltage-tolerant digital signals up to 7 V
2	Input A1	First inverter input; identical OVT structure and DC/AC characteristics as Pin 1
3	GND	Ground reference for both inverters and internal ESD protection network
4	V_CC	Positive supply rail; powers both inverter stages and internal clamp diodes
5	Output Y2	Inverted output of A2; drives loads with matched rise/fall times and <1.5 ns skew vs Y1
6	Output Y1	Inverted output of A1; fully specified for 15–50 pF load capacitance and 4–8 mA sink/source

Key Features

Feature	Design Value
Unbuffered architecture	Eliminates internal staging delay, enabling precise zero-delay inversion for feedback loops and ring oscillators
Overvoltage-tolerant I/O	Supports mixed-voltage system interfacing without external clamping or translation circuitry
Power-down input protection	Prevents back-powering and latch-up when V_CC is off but input signals remain active
Balanced propagation delays	t_PLH/t_PHL matching ≤1.5 ns ensures symmetrical duty cycle in clock regeneration applications
Pb-free ULLGA6 package	1.2 × 1.0 mm footprint reduces board area by >40% vs SOIC-8 while maintaining thermal performance

Applications

Ring Oscillator Circuit	Pulse Width Modulator Interface
Use Scenario: Three NLU2GU04BMX1TCG inverters cascaded with RC feedback to generate stable square-wave clocks. IC Role / Device Role / Timing Role: Unbuffered inverter providing deterministic phase inversion with minimal added jitter. Use Value: Achieves <1% duty-cycle deviation at 10–50 MHz due to matched t_PLH/t_PHL and low C_IN (≤10 pF).	Use Scenario: Conditioning PWM edges from microcontroller GPIO before driving gate driver inputs. IC Role / Device Role / Timing Role: Signal sharpening stage restoring fast rise/fall times degraded by trace capacitance. Use Value: Delivers 2.5 ns t_PD and 12.5 mA drive to reduce edge degradation across 10 cm FR4 traces.
High-Z Sensor Amplifier Bias	Level-Shifted Logic Interface
Use Scenario: Generating bias voltage for op-amp-based piezoelectric sensor amplifiers using inverter-based charge pump. IC Role / Device Role / Timing Role: Inverter operating in linear region as high-gain analog amplifier with rail-to-rail swing. Use Value: Leverages unbuffered topology and 7 V OVT rating to safely operate with ±5 V sensor supplies while powered from 3.3 V.	Use Scenario: Interfacing 5 V legacy peripherals to 1.8 V FPGA I/O banks where level shifters are unavailable. IC Role / Device Role / Timing Role: Overvoltage-tolerant buffer translating 0–5 V input to 0–3.3 V output via resistive divider + inverter. Use Value: Eliminates need for dedicated level translators by exploiting 7 V input tolerance and rail-referenced output swing.

Ring Oscillator Circuit

Pulse Width Modulator Interface

Use Scenario: Three NLU2GU04BMX1TCG inverters cascaded with RC feedback to generate stable square-wave clocks.

IC Role / Device Role / Timing Role: Unbuffered inverter providing deterministic phase inversion with minimal added jitter.

Use Value: Achieves <1% duty-cycle deviation at 10–50 MHz due to matched t_PLH/t_PHL and low C_IN (≤10 pF).

Use Scenario: Conditioning PWM edges from microcontroller GPIO before driving gate driver inputs.

IC Role / Device Role / Timing Role: Signal sharpening stage restoring fast rise/fall times degraded by trace capacitance.

Use Value: Delivers 2.5 ns t_PD and 12.5 mA drive to reduce edge degradation across 10 cm FR4 traces.

High-Z Sensor Amplifier Bias

Level-Shifted Logic Interface

Use Scenario: Generating bias voltage for op-amp-based piezoelectric sensor amplifiers using inverter-based charge pump.

IC Role / Device Role / Timing Role: Inverter operating in linear region as high-gain analog amplifier with rail-to-rail swing.

Use Value: Leverages unbuffered topology and 7 V OVT rating to safely operate with ±5 V sensor supplies while powered from 3.3 V.

Use Scenario: Interfacing 5 V legacy peripherals to 1.8 V FPGA I/O banks where level shifters are unavailable.

IC Role / Device Role / Timing Role: Overvoltage-tolerant buffer translating 0–5 V input to 0–3.3 V output via resistive divider + inverter.

Use Value: Eliminates need for dedicated level translators by exploiting 7 V input tolerance and rail-referenced output swing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NLU2G04MUTCG	Same die, UDFN6 (1.2 × 1.0 mm, 0.4P) package - identical electrical specs but different land pattern and thermal pad design	Requires PCB redesign due to non-identical pad layout and absence of exposed thermal pad in UDFN6 variant	Select when standard UDFN6 assembly infrastructure is already qualified and thermal pad attachment is not required
MC74VHC1G04DTT1G	Buffered inverter; t_PD = 3.5 ns @ 5 V; no overvoltage tolerance - max V_IN/V_OUT = V_CC + 0.5 V	Not suitable for mixed-voltage or floating-node applications; requires strict supply-domain isolation	Choose only for cost-sensitive, single-rail 3.3 V systems where unbuffered timing precision is unnecessary

Compared with NLU2GU04BMX1TCG, NLU2G04MUTCG offers identical functionality in a mechanically distinct UDFN6 package requiring layout change, while MC74VHC1G04DTT1G trades OVT capability and unbuffered speed for lower unit cost in isolated 3.3 V domains.

Availability

NLU2GU04BMX1TCG is available at Aetrix Electronics and suitable for oscillator design, pulse-shaping circuits, and high-impedance amplifier bias networks requiring stable component supply, long-term lifecycle support, and Pb-free compliance.

Supply support for NLU2GU04BMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.

The MiniGate™ product line - including NLU2GU04BMX1TCG - is engineered for ultra-small-footprint, high-speed logic in space- and power-constrained edge devices.

FAQ

What is the maximum input voltage rating for NLU2GU04BMX1TCG?

The NLU2GU04BMX1TCG supports DC input voltages from −0.5 V to +7.0 V, independent of V_CC. This overvoltage tolerance allows safe interfacing with 5 V or even 7 V signals while operating from a 1.8 V or 3.3 V supply - a key feature confirmed in the Absolute Maximum Ratings table of the official datasheet.

Does NLU2GU04BMX1TCG have power-down protection on its inputs?

Yes, NLU2GU04BMX1TCG includes built-in power-down protection on all inputs. When V_CC is at 0 V, the inputs remain high-impedance and will not back-power the supply rail or cause latch-up, as verified in the Features section and DC Electrical Characteristics of the datasheet.

What is the typical propagation delay of NLU2GU04BMX1TCG at 3.3 V operation?

At V_CC = 3.3 V and C_L = 15 pF, the typical propagation delay (t_PLH/t_PHL) of NLU2GU04BMX1TCG is 3.5 ns, as specified in the AC Electrical Characteristics table. This value is measured under controlled conditions and must be validated for final application timing margins.

Can NLU2GU04BMX1TCG drive a 50 Ω transmission line directly?

Yes - NLU2GU04BMX1TCG delivers ±12.5 mA output current, sufficient to drive a 50 Ω line terminated to V_CC/2 or ground. Its 2.5 ns t_PD and low C_IN (≤10 pF) ensure minimal signal distortion, making it suitable for short-reach high-speed interconnects without external buffers.

Is the ULLGA6 package of NLU2GU04BMX1TCG RoHS-compliant and Pb-free?

Yes, NLU2GU04BMX1TCG is explicitly marked as a Pb-free device in the Ordering Information section and complies with RoHS Directive 2011/65/EU. The ULLGA6 package (Case 613AE) uses lead-free solderable terminations and meets JEDEC J-STD-020 moisture sensitivity Level 1 requirements.

NLU2GU04BMX1TCG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: 6-XFLGA

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 2

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 7ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-ULLGA (1.2x1)

NLU2GU04BMX1TCG FAQ

1.How can I place an order for NLU2GU04BMX1TCG through Aetrix?

Please submit a Request for Quotation (RFQ) for NLU2GU04BMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLU2GU04BMX1TCG reliable?

The price and inventory of NLU2GU04BMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU2GU04BMX1TCG is usually 5 days.

3.What payment methods are accepted for NLU2GU04BMX1TCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU2GU04BMX1TCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLU2GU04BMX1TCG?

NLU2GU04BMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLU2GU04BMX1TCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLU2GU04BMX1TCG?

For technical support, including NLU2GU04BMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU2GU04BMX1TCG requirements.

6.How does Aetrix verify that NLU2GU04BMX1TCG is sourced from the original manufacturer or authorized distributors?

All NLU2GU04BMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU2GU04BMX1TCG meets industry standards.

7.What is the process for return or replacement of NLU2GU04BMX1TCG?

All NLU2GU04BMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU2GU04BMX1TCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLU2GU04BMX1TCG part is unused and in its original packaging.

Return procedure for NLU2GU04BMX1TCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…