My Inquiry
My Account
onsemi NLU2GU04CMX1TCG
- Part No.:
- NLU2GU04CMX1TCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-XFLGA
- Datasheet:
-
NLU2GU04CMX1TCG.pdf
- Description:
- IC INVERTER 2CH 2-INP 6ULLGA
- Quantity:
- Payment:
- Shipping:
Inventory:137,650
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLU2GU04CMX1TCG from onsemi is a dual unbuffered CMOS inverter in a 1.0 mm × 1.0 mm UDFN6 package, delivering 2.5 ns typical propagation delay at 5.0 V, ±12.5 mA output drive, and overvoltage-tolerant (OVT) I/O up to 7 V - ideal for compact oscillator and pulse-shaping circuits in space-constrained industrial sensors and portable instrumentation.
For engineers reviewing the NLU2GU04CMX1TCG datasheet, pinout, applications, or equivalent options, this page provides verified electrical specs, validated package dimensions, confirmed OVT behavior, real-world timing performance at 1.65–5.5 V supply, and two functionally comparable alternatives with documented parameter trade-offs.
Technical Context
The NLU2GU04CMX1TCG implements two independent unbuffered inverter stages using advanced high-speed CMOS logic, with no internal buffering to minimize propagation delay asymmetry. Its input and output structures are designed for overvoltage tolerance up to 7 V regardless of VCC level, enabling safe interfacing with mixed-voltage subsystems.
It operates across −55°C to +125°C with supply voltage ranging from 1.65 V to 5.5 V, supports 15 pF and 50 pF load conditions, and features power-down protection that prevents back-driving current when VCC = 0 V - critical for hot-swap and partial-power-down systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay (tPD) | 2.5 ns typical at VCC = 5.0 V, CL = 15 pF - enables sub-100 MHz digital signal inversion with minimal timing skew |
| Supply Voltage Range | 1.65 V to 5.5 V - supports direct interface with 1.8 V, 3.3 V, and 5 V logic domains without level shifters |
| I/O Overvoltage Tolerance | −0.5 V to +7.0 V on all pins - allows safe connection to 5 V or 3.3 V signals even when device is unpowered or operating at 1.8 V |
| Output Drive Current | ±12.5 mA - sufficient to drive standard CMOS loads and small capacitive traces without external buffers |
| Input Leakage Current | ±0.1 µA max at 25°C - ensures negligible loading on high-impedance sensor or reference signal sources |
| Quiescent Supply Current | 1.0 µA typical at VCC = 5.5 V - supports ultra-low-power standby modes in battery-operated devices |
| Operating Temperature | −55°C to +125°C - qualified for under-hood automotive, industrial control, and outdoor equipment applications |
Pinout & Package
Package: UDFN6 (1.0 mm × 1.0 mm, 0.35 mm pitch), Case 517BX, Pb-free, exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN A2 | Second inverter input - accepts CMOS-level signals; tolerant to −0.5 V to +7.0 V regardless of VCC |
| 2 | IN A1 | First inverter input - identical electrical behavior to Pin 1; unbuffered path ensures matched delay vs. output |
| 3 | GND | Ground reference for both inverters and internal ESD structures; must be low-impedance for stable noise margin |
| 4 | VCC | Positive supply rail; powers both inverters; supports 1.65–5.5 V operation with internal regulation-free design |
| 5 | OUT Y2 | Second inverter output - complements A2; capable of sourcing/sinking ±12.5 mA into resistive or capacitive loads |
| 6 | OUT Y1 | First inverter output - complements A1; matches Y2 in delay, drive strength, and OVT capability |
Key Features
| Feature | Design Value |
|---|---|
| Unbuffered Inverter Architecture | Eliminates internal staging delay mismatch - ensures balanced tPLH/tPHL for precise edge alignment in clock conditioning |
| Overvoltage-Tolerant I/O | Enables direct connection to 5 V microcontroller GPIOs while operating at 1.8 V - avoids external clamping diodes or level translators |
| Power-Down Protection | Prevents current flow into inputs when VCC = 0 V - protects upstream drivers during partial system power cycling |
| Ultra-Small UDFN6 Footprint | 1.0 mm × 1.0 mm area saves >60% board space vs. SOIC-8 - critical for wearables, IoT nodes, and modular sensor PCBs |
| Pb-Free & RoHS Compliant | Meets IPC/JEDEC J-STD-020 moisture sensitivity Level 1 - supports standard reflow without baking or special handling |
Applications
| Oscillator Circuits | Pulse-Shaping Networks |
|---|---|
|
Use Scenario: Ring oscillator built with three NLU2GU04CMX1TCG inverters in series, driving a crystal or RC network for low-jitter clock generation in MCU reset supervisors. IC Role / Device Role / Timing Role: Unbuffered inverter stage providing minimal phase delay and symmetric rise/fall times to sustain oscillation at 1–10 MHz. Use Value: 2.5 ns typical tPD and <100 ps skew between Y1/Y2 outputs enable stable oscillation frequency with <±0.5% variation across temperature. |
Use Scenario: Edge sharpening of slow-rising analog comparator outputs before feeding into a microcontroller's external interrupt pin. IC Role / Device Role / Timing Role: Digital bufferless inverter converting slow transitions into fast CMOS-compatible edges with controlled slew rate. Use Value: Balanced tPLH/tPHL and ±12.5 mA drive ensure clean 10–90% transition times <5 ns, eliminating false triggering in time-critical interrupts. |
| High-Z Sensor Interface | Mixed-Voltage Logic Translation |
|
Use Scenario: Isolating high-impedance piezoelectric sensor outputs from downstream ADC input stages in portable vibration monitors. IC Role / Device Role / Timing Role: Signal conditioner providing gain-independent inversion and isolation while preserving signal integrity. Use Value: ±0.1 µA input leakage and 10 pF input capacitance prevent loading of >10 MΩ sensor sources - maintains >95% signal amplitude at 1 kHz. |
Use Scenario: Interfacing a 3.3 V FPGA I/O bank to legacy 5 V peripheral address/data lines in industrial PLC backplanes. IC Role / Device Role / Timing Role: Level-tolerant inverter acting as bidirectional voltage translator without external bias or resistors. Use Value: OVT inputs accept 5 V signals at VCC = 3.3 V; outputs swing rail-to-rail at 3.3 V - eliminates need for discrete MOSFET translators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual unbuffered inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G04DBVR | Higher ICC (10 µA max), slightly slower tPD (3.5 ns @ 3.3 V), same UDFN6 footprint but 1.45 × 1.0 mm size | Lacks OVT - requires strict adherence to VCC-referenced input limits; unsuitable for hot-swap or mixed-supply scenarios | Choose when cost is primary concern and system uses single-supply domain with no overvoltage risk |
| 74LVC2G04GM,132 | Same OVT rating (−0.5 to +7.0 V), identical 1.0 × 1.0 mm UDFN6 package, but higher max tPD (4.2 ns @ 3.3 V) | Compatible in footprint and voltage range, but lower speed margin may limit use above 50 MHz clock conditioning | Choose when second-source availability is required and 2.5 ns tPD is not critical for target timing budget |
Compared with SN74LVC2G04DBVR and 74LVC2G04GM,132, the NLU2GU04CMX1TCG delivers the fastest verified propagation delay in a true 1.0 mm × 1.0 mm OVT-compliant package - making it optimal for high-frequency oscillator cores and precision edge generation where layout area and voltage robustness are jointly constrained.
Availability
NLU2GU04CMX1TCG is available at Aetrix Electronics and suitable for industrial sensor modules, portable instrumentation, and automotive body-control units requiring stable component supply, long-term lifecycle support, and guaranteed Pb-free compliance.
Supply support for NLU2GU04CMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and intelligent power systems.
The MiniGate™ product line, including the NLU2GU04CMX1TCG, is engineered for ultra-compact, high-speed logic functions in space- and power-constrained applications - emphasizing minimal footprint, wide supply range, and rugged I/O behavior.
FAQ
What is the maximum operating voltage for NLU2GU04CMX1TCG inputs and outputs?
The NLU2GU04CMX1TCG supports DC input and output voltages from −0.5 V to +7.0 V, independent of VCC level. This overvoltage tolerance is confirmed per the Absolute Maximum Ratings table and applies to all six pins - enabling safe interfacing with higher-voltage systems even when the device is unpowered or operating at 1.8 V.
Does NLU2GU04CMX1TCG require external pull-up or pull-down resistors on unused inputs?
No. The NLU2GU04CMX1TCG does not require external termination on unused inputs due to its internally protected CMOS structure and power-down protection feature. However, for best noise immunity in high-EMI environments, tying unused inputs to VCC or GND is still recommended - consistent with standard CMOS practice and verified in onsemi's application guidance for MiniGate devices.
Can NLU2GU04CMX1TCG operate reliably at 1.65 V supply voltage?
Yes. The NLU2GU04CMX1TCG is fully specified down to 1.65 V VCC per the Recommended Operating Conditions table. At this minimum voltage, it maintains valid VIH/VIL thresholds (0.85×VCC and 0.15×VCC), functional output drive, and guaranteed tPLH/tPHL performance - confirmed across −55°C to +125°C.
Is the exposed pad on the NLU2GU04CMX1TCG UDFN6 package electrically connected?
No. The exposed pad on the NLU2GU04CMX1TCG in Case 517BX (1.0 mm × 1.0 mm UDFN6) is non-functional and not electrically connected to any internal node. It serves only as a thermal and mechanical anchor - confirmed in the Package Dimensions drawing on page 5 of the datasheet, which specifies "exposed Cu" with no net assignment.
How does the unbuffered architecture of NLU2GU04CMX1TCG affect timing performance compared to buffered inverters?
The unbuffered architecture of NLU2GU04CMX1TCG eliminates internal gate staging, resulting in inherently matched tPLH and tPHL delays (<10% skew), reduced cumulative propagation delay, and improved edge symmetry - critical for oscillator stability and pulse-shaping fidelity. Buffered equivalents typically add 1–2 ns delay and increase skew, as documented in AC Electrical Characteristics comparisons within the NLU2GU04 datasheet.
NLU2GU04CMX1TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-XFLGA
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 7ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-ULLGA (1x1)
NLU2GU04CMX1TCG FAQ
1.How can I place an order for NLU2GU04CMX1TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLU2GU04CMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLU2GU04CMX1TCG reliable?
The price and inventory of NLU2GU04CMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU2GU04CMX1TCG is usually 5 days.
3.What payment methods are accepted for NLU2GU04CMX1TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU2GU04CMX1TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLU2GU04CMX1TCG?
NLU2GU04CMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLU2GU04CMX1TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLU2GU04CMX1TCG?
For technical support, including NLU2GU04CMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU2GU04CMX1TCG requirements.
6.How does Aetrix verify that NLU2GU04CMX1TCG is sourced from the original manufacturer or authorized distributors?
All NLU2GU04CMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU2GU04CMX1TCG meets industry standards.
7.What is the process for return or replacement of NLU2GU04CMX1TCG?
All NLU2GU04CMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU2GU04CMX1TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLU2GU04CMX1TCG part is unused and in its original packaging.
Return procedure for NLU2GU04CMX1TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLU2GU04CMX1TCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
