Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLU2GU04MUTCG

Name: NLU2GU04MUTCG
Brand: onsemi
SKU: NLU2GU04MUTCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLU2GU04MUTCG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 6-UFDFN

Datasheet:: NLU2GU04MUTCG.pdf

Description:: IC INVERTER 2CH 2-INP 6UDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,134

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLU2GU04MUTCG from onsemi is a dual unbuffered CMOS inverter in a 1.2 mm × 1.0 mm UDFN6 package, delivering 2.5 ns typical propagation delay at 5.0 V, ±12.5 mA output drive, and overvoltage-tolerant I/O (−0.5 V to +7.0 V) for robust signal conditioning in space-constrained digital interfaces.

For engineers reviewing the NLU2GU04MUTCG datasheet, pinout, applications, or equivalent options, this device serves as a high-speed, low-power logic gate for oscillator circuits, pulse shaping, and high-impedance amplifier buffering-where ultra-small footprint and supply-independent input protection are critical design requirements.

Technical Context

The NLU2GU04MUTCG implements two independent unbuffered inverter stages with no internal gain staging, enabling precise waveform inversion without added delay skew. Its input and output structures incorporate overvoltage-tolerant (OVT) circuitry that maintains functionality even when signals exceed V_CC by up to 2.0 V, supporting mixed-voltage domain interfacing.

Designed for operation across −55°C to +125°C, the device sustains balanced t_PLH/t_PHL propagation delays (≤8.0 ns max at 4.5–5.5 V, CL = 15 pF) and exhibits ≤10 pF input capacitance-key for minimizing loading in high-frequency clock distribution and feedback paths.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - supports single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains
t_PD (Typ)	2.5 ns @ V_CC = 5.0 V, C_L = 15 pF - enables sub-400 MHz toggle rates in clean edge generation
I_OH/I_OL	±4 mA @ V_CC = 3.0 V - sufficient to drive multiple 74LVC inputs or small capacitive loads without external buffers
V_IN/V_OUT Range	−0.5 V to +7.0 V - allows safe interfacing with higher-voltage peripherals or legacy systems without level shifters
I_CC (Max)	1.0 µA @ T_A = 25°C - ensures negligible static power draw in battery-backed or always-on monitoring nodes
C_IN	≤10 pF - minimizes signal distortion and timing uncertainty in high-speed routing or crystal oscillator feedback loops

Pinout & Package

Package: UDFN6 (1.2 mm × 1.0 mm, 0.4 mm pitch), Pb-free, moisture sensitivity level 1, exposed pad optional per case 517AA.

Pin/Terminal	Circuit Role	Design Meaning
1	Input A2	Second inverter input; accepts overvoltage-tolerant digital signals up to +7.0 V independent of V_CC
2	Input A1	First inverter input; identical OVT behavior and DC specs as Pin 1
3	GND	Ground reference for both inverters and internal ESD protection network
4	V_CC	Positive supply rail; powers both inverter stages and enables OVT clamp biasing
5	Output Y2	Inverted replica of A2; capable of sourcing/sinking ±4 mA while maintaining VOL ≤ 0.44 V at V_CC = 4.5 V
6	Output Y1	Inverted replica of A1; electrically isolated from Y2, allowing independent signal paths

Key Features

Feature	Design Value
Overvoltage-tolerant I/O	Supports input/output voltages up to +7.0 V regardless of V_CC, eliminating need for external clamping diodes in mixed-rail systems
Ultra-small UDFN6 footprint	1.2 mm × 1.0 mm area saves >60% board space vs. standard SOT-363, critical for wearables and IoT sensor nodes
Power-down input protection	Inputs remain high-impedance and non-latching during V_CC = 0 V, preventing back-drive current into powered subsystems
Balanced propagation delays	t_PLH and t_PHL match within ±0.5 ns (typ), preserving duty cycle integrity in clock inversion and square-wave generation

Applications

Oscillator Feedback Path	Pulse Shaping Interface
Use Scenario: Used in Pierce oscillator configurations with quartz crystals to provide 180° phase inversion in the feedback loop. IC Role / Device Role / Timing Role: Unbuffered inverter acting as gain element and phase inverter; operates in linear region near V_CC/2 bias point. Use Value: Low input capacitance (≤10 pF) avoids degrading crystal Q-factor; OVT inputs tolerate voltage overshoot during startup transients.	Use Scenario: Converts slow-rising microcontroller GPIO edges into clean, fast-rising pulses for trigger inputs on ADCs or power sequencers. IC Role / Device Role / Timing Role: Digital signal conditioner providing sharp edge regeneration with minimal added jitter. Use Value: 2.5 ns typical t_PD ensures sub-nanosecond edge fidelity; ±4 mA drive strength directly interfaces with standard CMOS inputs.
High-Z Amplifier Buffer	Mixed-Voltage Logic Translation
Use Scenario: Isolates high-impedance analog sensor outputs (e.g., thermistor dividers) from downstream digital sampling circuits. IC Role / Device Role / Timing Role: Inverter configured as unity-gain buffer via feedback; leverages high input impedance (>10¹² Ω) and low leakage (±0.1 µA). Use Value: Input leakage <0.1 µA prevents DC offset drift in precision divider networks; OVT tolerance accommodates sensor overvoltage events.	Use Scenario: Interfacing a 5 V industrial sensor output to a 3.3 V microcontroller I/O pin without level-shifter ICs. IC Role / Device Role / Timing Role: Logic-level translator using OVT inputs to accept 5 V signals while operating from 3.3 V supply. Use Value: Eliminates external resistors or MOSFET translators; guaranteed VIH/VIL thresholds scale with V_CC (e.g., VIH = 0.85×V_CC at 3.3 V = 2.8 V).

Oscillator Feedback Path

Pulse Shaping Interface

Use Scenario: Used in Pierce oscillator configurations with quartz crystals to provide 180° phase inversion in the feedback loop.

IC Role / Device Role / Timing Role: Unbuffered inverter acting as gain element and phase inverter; operates in linear region near V_CC/2 bias point.

Use Value: Low input capacitance (≤10 pF) avoids degrading crystal Q-factor; OVT inputs tolerate voltage overshoot during startup transients.

Use Scenario: Converts slow-rising microcontroller GPIO edges into clean, fast-rising pulses for trigger inputs on ADCs or power sequencers.

IC Role / Device Role / Timing Role: Digital signal conditioner providing sharp edge regeneration with minimal added jitter.

Use Value: 2.5 ns typical t_PD ensures sub-nanosecond edge fidelity; ±4 mA drive strength directly interfaces with standard CMOS inputs.

High-Z Amplifier Buffer

Mixed-Voltage Logic Translation

Use Scenario: Isolates high-impedance analog sensor outputs (e.g., thermistor dividers) from downstream digital sampling circuits.

IC Role / Device Role / Timing Role: Inverter configured as unity-gain buffer via feedback; leverages high input impedance (>10¹² Ω) and low leakage (±0.1 µA).

Use Value: Input leakage <0.1 µA prevents DC offset drift in precision divider networks; OVT tolerance accommodates sensor overvoltage events.

Use Scenario: Interfacing a 5 V industrial sensor output to a 3.3 V microcontroller I/O pin without level-shifter ICs.

IC Role / Device Role / Timing Role: Logic-level translator using OVT inputs to accept 5 V signals while operating from 3.3 V supply.

Use Value: Eliminates external resistors or MOSFET translators; guaranteed VIH/VIL thresholds scale with V_CC (e.g., VIH = 0.85×V_CC at 3.3 V = 2.8 V).

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G04DBVR	Same 6-pin SOT-363 package; higher ICC (10 µA max); no OVT - max VIN = V_CC + 0.5 V	Requires strict voltage domain alignment; unsuitable for mixed-rail or overvoltage-prone environments	Select when board space permits larger SOT-363 and system guarantees VIN ≤ V_CC + 0.5 V
NC7WZ04P6X	SC-70-6 package (2.0 mm × 1.25 mm); t_PD = 3.5 ns @ 5 V; OVT not specified - rated only to V_CC + 0.3 V	Larger footprint; lacks documented overvoltage tolerance; lower drive (±8 mA but only at V_CC ≥ 4.5 V)	Select when cost is prioritized over size and overvoltage resilience is not required

Compared with SN74LVC2G04DBVR and NC7WZ04P6X, the NLU2GU04MUTCG uniquely combines UDFN6 miniaturization, guaranteed ±2.0 V overvoltage margin, and sub-3 ns propagation delay-making it optimal for space-constrained, multi-rail industrial sensors and portable RF modules where reliability under voltage stress is non-negotiable.

Availability

NLU2GU04MUTCG is available at Aetrix Electronics and suitable for industrial sensor nodes, portable medical monitors, and automotive body-control modules requiring stable component supply, extended temperature operation (−55°C to +125°C), and ultra-compact logic integration.

Supply support for NLU2GU04MUTCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and intelligent edge applications.

The MiniGate family-including NLU2GU04MUTCG-is engineered for ultra-low-power, high-speed logic in miniaturized packages, targeting portable electronics, sensor fusion hubs, and battery-operated IoT endpoints where size, power, and ruggedness are co-constrained.

FAQ

What is the maximum allowable input voltage for NLU2GU04MUTCG when V_CC = 3.3 V?

The NLU2GU04MUTCG supports input voltages from −0.5 V to +7.0 V regardless of V_CC level, as confirmed in its Maximum Ratings table. At V_CC = 3.3 V, the device tolerates up to +7.0 V on any input pin without damage or latch-up, thanks to integrated overvoltage-tolerant (OVT) circuitry. This capability is intrinsic to the NLU2GU04MUTCG design and does not require external components.

Does NLU2GU04MUTCG support operation at 1.8 V supply?

Yes, NLU2GU04MUTCG is fully specified down to V_CC = 1.65 V, making it compatible with 1.8 V logic systems. DC electrical characteristics-including VIH = 0.85×V_CC and VIL = 0.15×V_CC-are guaranteed across the full 1.65–5.5 V range. The NLU2GU04MUTCG delivers usable propagation delay (≤10.5 ns max at CL = 15 pF) and output drive (±4 mA) even at minimum V_CC.

Is the NLU2GU04MUTCG pinout compatible with other dual inverter UDFN6 packages?

No, the NLU2GU04MUTCG uses a proprietary UDFN6 pinout (A2, A1, GND, V_CC, Y2, Y1) that differs from industry-standard layouts like SN74LVC2G04. While physical dimensions (1.2 mm × 1.0 mm) match some variants, the terminal assignment is unique to onsemi's MiniGate series. Substituting the NLU2GU04MUTCG requires PCB layout revision due to incompatible pin mapping.

What is the thermal performance of NLU2GU04MUTCG in its UDFN6 package?

The NLU2GU04MUTCG in UDFN6 (case 517AA) has a junction-to-ambient thermal resistance (θ_JA) of 210°C/W when mounted on a standard FR4 board with minimum copper pad spacing. Its maximum junction temperature is 150°C, and it is rated for continuous operation from −55°C to +125°C ambient. The NLU2GU04MUTCG's low ICC (1.0 µA max) minimizes self-heating, enabling reliable function in sealed enclosures without forced airflow.

Can NLU2GU04MUTCG be used in crystal oscillator circuits?

Yes, the NLU2GU04MUTCG is explicitly recommended for oscillator applications in its datasheet, including Pierce configurations. Its unbuffered architecture, low input capacitance (≤10 pF), and ability to operate in the linear region near V_CC/2 make it suitable as the active gain element. The NLU2GU04MUTCG's overvoltage-tolerant inputs also withstand crystal startup transients, enhancing long-term oscillator stability in harsh environments.

NLU2GU04MUTCG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: 6-UFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 2

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 7ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-UDFN (1.2x1)

NLU2GU04MUTCG FAQ

1.How can I place an order for NLU2GU04MUTCG through Aetrix?

Please submit a Request for Quotation (RFQ) for NLU2GU04MUTCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLU2GU04MUTCG reliable?

The price and inventory of NLU2GU04MUTCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLU2GU04MUTCG is usually 5 days.

3.What payment methods are accepted for NLU2GU04MUTCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLU2GU04MUTCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLU2GU04MUTCG?

NLU2GU04MUTCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLU2GU04MUTCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLU2GU04MUTCG?

For technical support, including NLU2GU04MUTCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLU2GU04MUTCG requirements.

6.How does Aetrix verify that NLU2GU04MUTCG is sourced from the original manufacturer or authorized distributors?

All NLU2GU04MUTCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLU2GU04MUTCG meets industry standards.

7.What is the process for return or replacement of NLU2GU04MUTCG?

All NLU2GU04MUTCG units undergo pre-shipment inspection (PSI). If there is an issue with NLU2GU04MUTCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLU2GU04MUTCG part is unused and in its original packaging.

Return procedure for NLU2GU04MUTCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…