My Inquiry
My Account
onsemi NLV17SZ08DFT2G
- Part No.:
- NLV17SZ08DFT2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
NLV17SZ08DFT2G.pdf
- Description:
- IC GATE AND 1CH 2-INP SC88A
- Quantity:
- Payment:
- Shipping:
Inventory:30,152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV17SZ08DFT2G from onsemi is a single 2-input AND gate logic IC operating from 1.65 V to 5.5 V, delivering 2.7 ns propagation delay at 5 V, with 24 mA drive capability at 3.0 V and overvoltage-tolerant inputs/outputs up to 5.5 V - used in level-shifting, signal conditioning, and enable control circuits in portable and industrial systems.
For engineers reviewing the NLV17SZ08DFT2G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility, propagation delay under load, IOFF partial power-down support, and SC-88A package footprint constraints for high-density PCB layouts.
Technical Context
The NLV17SZ08DFT2G implements standard positive-logic AND functionality (Y = A · B) with rail-to-rail input tolerance and active-low/high output swing. It supports partial power-down via IOFF, preventing current backflow when VCC = 0 V.
Its CMOS design ensures low static current (ICC ≤ 10 µA), input leakage < ±0.1 µA, and robust ESD protection (2000 V HBM). The device operates across −55 °C to +125 °C and meets AEC-Q100 requirements in automotive-grade variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters. |
| tPD (typ) | 2.7 ns at VCC = 5 V, RL = 1 MΩ, CL = 15 pF - supports >300 MHz toggle rates in fast control paths. |
| IOH/IOL | ±24 mA at VCC = 3.0 V - drives multiple 74LVC inputs or small LEDs directly without buffering. |
| Input Tolerance | −0.5 V to +6.5 V - allows safe interfacing with higher-voltage signals (e.g., 5 V sensors into 3.3 V MCU). |
| IOFF Support | Power-off leakage ≤10 µA - prevents bus contention during partial system shutdown in multi-rail designs. |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and outdoor equipment. |
Pinout & Package
Package: SC-88A (Case 419A), 5-pin surface-mount, 2.0 mm × 1.25 mm × 0.95 mm body, lead pitch 0.65 mm, RoHS-compliant, Pb-free.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | B Input | Second logic input; accepts voltages up to 5.5 V regardless of VCC level. |
| 2 | A Input | Primary logic input; compatible with 1.65–5.5 V logic families including LVTTL and LVCMOS. |
| 3 | GND | Ground reference for all internal circuitry and output switching; must be low-impedance. |
| 4 | Y Output | AND result (Y = A · B); actively driven high/low with 24 mA sink/source at 3.0 V. |
| 5 | VCC | Positive supply; powers internal logic and output stage; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input tolerance | Inputs withstand −0.5 V to +6.5 V - eliminates need for external clamping diodes in mixed-voltage systems. |
| IOFF partial power-down | Blocks current flow between powered and unpowered sections - critical for hot-swap and battery-backed subsystems. |
| Low propagation delay | 2.7 ns typical at 5 V - enables timing-critical functions like clock gating and synchronous enable strobes. |
| High drive strength | 24 mA output at 3.0 V - reduces fanout limitations and simplifies interconnect to downstream logic or analog switches. |
| Wide temperature range | −55 °C to +125 °C operation - supports deployment in engine control units, power converters, and telecom infrastructure. |
Applications
| Industrial Sensor Interface | Automotive Body Control Module |
|---|---|
|
Use Scenario: Combining two independent sensor readiness flags before enabling ADC sampling. IC Role / Device Role / Timing Role: Logic-level AND gate performing real-time enable arbitration with sub-3 ns latency. Use Value: Ensures ADC only samples when both sensors are stable and calibrated, reducing firmware validation overhead. |
Use Scenario: Enabling interior lighting driver only when door-open signal AND ignition-on signal are asserted. IC Role / Device Role / Timing Role: Safety-critical enable gate with AEC-Q100 qualification and IOFF isolation during sleep mode. Use Value: Prevents unintended illumination during vehicle sleep states and avoids backfeed into 12 V domain. |
| Portable Device Power Sequencing | IoT Edge Node Wake-up Control |
|
Use Scenario: Gating 3.3 V rail activation only after both PMIC OK and battery voltage threshold are met. IC Role / Device Role / Timing Role: Dual-input power-good combiner with overvoltage-tolerant inputs accepting 5 V PMIC status. Use Value: Eliminates need for discrete resistive dividers or additional voltage translators in compact battery-powered designs. |
Use Scenario: Triggering MCU wake-up only when motion detection AND low-light condition signals coincide. IC Role / Device Role / Timing Role: Low-power logic gate consuming <1 µA quiescent current while maintaining fast response (<4 ns). Use Value: Extends battery life by suppressing false wake-ups and enabling precise event correlation without MCU involvement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2-input AND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G08DBVR | Wider VCC range (1.65–5.5 V same), but tPD = 3.7 ns (typ) at 3.3 V; no IOFF support. | Lacks partial power-down protection - unsuitable for systems requiring isolated domain shutdown. | Select when IOFF is not required and board space allows SOT-23-5 instead of SC-88A. |
| 74AUP1G08GW,125 | Lower ICC (0.9 µA max), slower tPD (6.1 ns typ at 3.0 V), supports 0.8–3.6 V only. | Optimized for ultra-low power, not speed or wide-VCC operation - limited to sub-3.3 V domains. | Prefer for battery-operated wearables where nanowatt standby dominates over propagation delay. |
Compared with NLV17SZ08DFT2G, SN74LVC1G08DBVR trades IOFF and SC-88A footprint for slightly lower cost and broader distributor availability, while 74AUP1G08GW,125 prioritizes sub-1 µA quiescent current over speed and voltage flexibility - making NLV17SZ08DFT2G optimal for mixed-voltage, hot-swap-capable industrial and automotive control nodes.
Availability
NLV17SZ08DFT2G is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, portable device power sequencing, and IoT edge node wake-up control requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant variants.
Supply support for NLV17SZ08DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier focused on energy-efficient innovation, delivering silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
NLV17SZ08DFT2G belongs to onsemi's NLV logic family - engineered for high-reliability, wide-temperature, mixed-voltage applications in automotive and industrial environments where robustness and signal integrity are critical.
FAQ
What is the maximum operating voltage for NLV17SZ08DFT2G?
The NLV17SZ08DFT2G supports a DC supply voltage (VCC) from −0.5 V to +6.5 V maximum, with recommended operation between 1.65 V and 5.5 V. Its inputs tolerate up to +6.5 V regardless of VCC level, enabling safe interfacing with higher-voltage peripherals without external protection components.
Does NLV17SZ08DFT2G support partial power-down functionality?
Yes, NLV17SZ08DFT2G features IOFF circuitry that disables input/output paths when VCC = 0 V, limiting power-off leakage current to ≤10 µA. This prevents current backflow in multi-rail systems and is essential for hot-swap and battery-backed applications where subsystems power up/down independently.
What package type is used for NLV17SZ08DFT2G?
NLV17SZ08DFT2G is packaged in SC-88A (Case 419A), a 5-pin surface-mount package measuring 2.0 mm × 1.25 mm × 0.95 mm with 0.65 mm lead pitch. It is RoHS-compliant, Pb-free, and moisture sensitivity level 1 - suitable for standard reflow assembly without baking.
Can NLV17SZ08DFT2G operate at −40 °C?
Yes, NLV17SZ08DFT2G is fully specified from −55 °C to +125 °C, so it operates reliably at −40 °C and beyond. This makes it suitable for extended-temperature applications such as automotive under-hood modules, outdoor industrial controllers, and aerospace subsystems.
Is NLV17SZ08DFT2G pin-compatible with other 2-input AND gates in SC-88A?
No - NLV17SZ08DFT2G uses a non-standard pinout (Pin 1 = B, Pin 2 = A, Pin 3 = GND, Pin 4 = Y, Pin 5 = VCC) differing from common SC-88A logic gates like SN74LVC1G08DBVR (Pin 1 = A, Pin 2 = GND, Pin 3 = Y, Pin 4 = VCC, Pin 5 = B). PCB layout must match the NLV17SZ08DFT2G-specific assignment shown in Figure 2 of the datasheet.
NLV17SZ08DFT2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 17SZ
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 4.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
NLV17SZ08DFT2G FAQ
1.How can I place an order for NLV17SZ08DFT2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV17SZ08DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV17SZ08DFT2G reliable?
The price and inventory of NLV17SZ08DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV17SZ08DFT2G is usually 5 days.
3.What payment methods are accepted for NLV17SZ08DFT2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV17SZ08DFT2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV17SZ08DFT2G?
NLV17SZ08DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV17SZ08DFT2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV17SZ08DFT2G?
For technical support, including NLV17SZ08DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV17SZ08DFT2G requirements.
6.How does Aetrix verify that NLV17SZ08DFT2G is sourced from the original manufacturer or authorized distributors?
All NLV17SZ08DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV17SZ08DFT2G meets industry standards.
7.What is the process for return or replacement of NLV17SZ08DFT2G?
All NLV17SZ08DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV17SZ08DFT2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV17SZ08DFT2G part is unused and in its original packaging.
Return procedure for NLV17SZ08DFT2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV17SZ08DFT2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
