My Inquiry
My Account
onsemi NLV17SZ125DFT1G
- Part No.:
- NLV17SZ125DFT1G
- Manufacturer:
- onsemi
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
NLV17SZ125DFT1G.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V SC88A
- Quantity:
- Payment:
- Shipping:
Inventory:4,716
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV17SZ125DFT1G from onsemi is a single non-inverting 3-state buffer IC designed for level-shifting and bus isolation in low-voltage digital systems. It operates from 1.65 V to 5.5 V, delivers 2.3 ns typical propagation delay at 5 V, supports 24 mA output drive at 3.0 V, and features IOFF partial power-down protection. It is used in portable instrumentation data paths where voltage translation and tri-state control are required.
For engineers reviewing the NLV17SZ125DFT1G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility, 3-state enable timing (tPZH/tPHZ), input overvoltage tolerance up to 5.5 V, and SC-88A package footprint constraints.
Technical Context
The NLV17SZ125DFT1G implements a CMOS-based non-inverting buffer with active-low 3-state output control (OE). Its logic function is defined by a truth table where output Y follows input A when OE is low, and enters high-impedance state when OE is high.
It supports mixed-voltage interfacing due to input overvoltage tolerance up to 5.5 V independent of VCC, and includes IOFF circuitry that disables I/O leakage during power-down. Propagation delay varies with VCC and load: 4.5–4.8 ns (max) at 4.5–5.5 V with CL = 15 pF/RL = 1 MΩ.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables interoperability across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains |
| tPLH/tPHL (typ) | 2.3 ns at VCC = 5 V, CL = 15 pF - ensures sub-5 ns signal path latency in high-speed control lines |
| IOUT (sink/source) | ±24 mA at VCC = 3.0 V - drives standard TTL loads and multiple CMOS inputs without external buffering |
| Input Overvoltage | Up to 5.5 V - allows safe connection to higher-voltage buses without level shifters |
| IOFF Protection | Active when VCC = 0 V - prevents back-powering and signal contention during partial power-down |
| Operating Temp | −55 °C to +125 °C - qualified for automotive under-hood and industrial control environments |
| ESD Rating | HBM 2000 V, CDM 1000 V - meets robustness requirements for automated assembly and field operation |
Pinout & Package
NLV17SZ125DFT1G is packaged in SC-88A (Case 419A-02), a 5-pin surface-mount package measuring 2.0 mm × 1.25 mm × 0.95 mm with 0.65 mm pitch. Pin 1 is marked with a dot or beveled edge per JEDEC MO-203.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OE (Output Enable) | Active-low control input; asserts high-impedance state on Y when high |
| 2 | A (Data Input) | Non-inverting input; passes through to Y when OE is low |
| 3 | GND | Ground reference for all internal circuitry and I/O |
| 4 | Y (Output) | Buffered non-inverting output; tri-stated when OE is high |
| 5 | VCC | Positive supply rail; powers internal logic and output stage |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range | 1.65–5.5 V operation supports legacy and next-gen logic families without redesign |
| Low propagation delay | 2.3 ns typical at 5 V enables use in <100 MHz clock distribution and control timing paths |
| Overvoltage-tolerant inputs | Accepts up to 5.5 V regardless of VCC - eliminates need for external clamping diodes |
| IOFF partial power-down | Blocks current flow between powered and unpowered sections - critical for hot-swap and modular systems |
| AEC-Q100 qualified | Qualified for automotive applications (Grade 1: −40 °C to +125 °C ambient) with PPAP capability |
Applications
| Industrial PLC I/O Modules | Automotive Body Control Units |
|---|---|
Use Scenario: Isolating microcontroller GPIOs from noisy 24 V sensor/actuator buses in programmable logic controllers. IC Role / Device Role / Timing Role: Non-inverting 3-state buffer providing voltage-level translation and bus contention prevention via OE-controlled tri-state. Use Value: Enables direct interface between 3.3 V MCU and 5 V/24 V peripheral subsystems while preventing back-driving during fault conditions. |
Use Scenario: Enabling/disabling communication signals between door module MCUs and central body controller over LIN or CAN sub-buses. IC Role / Device Role / Timing Role: Signal isolator with fast enable/disable timing (tPZH ≤ 5.8 ns max) for synchronized bus arbitration. Use Value: Reduces electromagnetic interference during bus transitions and supports fail-safe shutdown via OE assertion. |
| Portable Medical Instrumentation | Consumer IoT Sensor Hubs |
Use Scenario: Level-shifting analog front-end control signals (e.g., ADC configuration, filter selection) between 1.8 V SoC and 3.3 V precision analog components. IC Role / Device Role / Timing Role: Low-delay, low-power buffer ensuring glitch-free configuration updates without disrupting sensitive analog measurements. Use Value: Maintains signal integrity with 2.5 pF input/output capacitance and supports battery life extension via 1 µA max ICC at 5.5 V. |
Use Scenario: Multiplexing sensor data streams (temperature, humidity, motion) onto shared I²C or SPI lines in compact smart home devices. IC Role / Device Role / Timing Role: Tri-state bus driver enabling dynamic sensor arbitration and reducing standby current in always-on nodes. Use Value: Achieves <1 µA IOZ leakage in 3-state mode, minimizing quiescent power draw in sleep states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar non-inverting 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | Same SC-70-5 (SC-74A-5) package; 3.6 V max VCC; 3.7 ns tPD (typ) at 3.3 V | Limited to 3.6 V systems; lacks 5.5 V overvoltage tolerance on inputs | Select when operating strictly within 1.65–3.6 V domain and cost sensitivity outweighs voltage flexibility |
| 74LVC1G125GW,125 | SC-88A package; 3.6 V max VCC; 3.8 ns tPD (typ) at 3.3 V; no AEC-Q100 qualification | Not automotive-qualified; lower ESD rating (HBM 2 kV vs. NLV17SZ125's 2 kV, but no CDM spec cited) | Prefer for consumer-grade space-constrained designs where AEC-Q100 is not mandated |
Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the NLV17SZ125DFT1G provides broader supply range (up to 5.5 V), guaranteed 5.5 V input overvoltage tolerance, and automotive qualification - making it uniquely suitable for mixed-voltage industrial and automotive gateways requiring robustness and interoperability.
Availability
NLV17SZ125DFT1G is available at Aetrix Electronics and suitable for industrial automation interfaces, automotive body electronics, and portable medical instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NLV17SZ125DFT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Nasdaq: ON) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLV17SZ125DFT1G belongs to onsemi's NLV logic family - engineered for automotive-grade reliability and wide-VCC operation in space-constrained, mixed-voltage embedded control systems.
FAQ
What is the maximum input voltage the NLV17SZ125DFT1G can tolerate when VCC = 1.8 V?
The NLV17SZ125DFT1G supports input overvoltage tolerance up to 5.5 V regardless of VCC level. When VCC = 1.8 V, inputs may safely reach 5.5 V without damage or functional disruption - a key feature enabling direct interfacing with higher-voltage peripherals without external level shifters. This specification is confirmed in the Absolute Maximum Ratings table (VIN = −0.5 V to +6.5 V) and reinforced in the Features section.
Does the NLV17SZ125DFT1G support partial power-down (IOFF) functionality?
Yes, the NLV17SZ125DFT1G includes IOFF circuitry that actively disables input and output leakage paths when VCC = 0 V. Per the datasheet, IOFF limits current to ≤10 µA (max) under power-off conditions, preventing back-powering of upstream or downstream circuits. This is explicitly documented in the DC Electrical Characteristics table under the IOFF parameter and highlighted in the Features list.
What is the pinout configuration for the NLV17SZ125DFT1G in its SC-88A package?
The NLV17SZ125DFT1G in SC-88A uses the standard pin assignment: Pin 1 = OE (active-low enable), Pin 2 = A (input), Pin 3 = GND, Pin 4 = Y (output), Pin 5 = VCC. This layout is shown in Figure 2 (top view) and verified in the Pin Assignment table on page 2 of the datasheet. Pin 1 is marked with a dot or bevel per JEDEC MO-203.
Is the NLV17SZ125DFT1G qualified for automotive applications?
Yes, the NLV17SZ125DFT1G carries the "-Q" suffix variant (e.g., NL17SZ125DFT1G-Q), which is AEC-Q100 qualified and PPAP capable. While the base part number NLV17SZ125DFT1G itself is the commercial-grade version, its design and process are derived from the automotive-qualified lineage, and the datasheet explicitly states "-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable."
What is the typical propagation delay of the NLV17SZ125DFT1G at 3.3 V supply?
At VCC = 3.3 V with RL = 1 MΩ and CL = 15 pF, the NLV17SZ125DFT1G exhibits a typical propagation delay (tPLH/tPHL) of 2.5 ns, with a maximum of 5.2 ns over temperature. This value is specified in the AC Electrical Characteristics table on page 5 of the datasheet and reflects the device's performance in common 3.3 V logic systems.
NLV17SZ125DFT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 17SZ
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
NLV17SZ125DFT1G FAQ
1.How can I place an order for NLV17SZ125DFT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV17SZ125DFT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV17SZ125DFT1G reliable?
The price and inventory of NLV17SZ125DFT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV17SZ125DFT1G is usually 5 days.
3.What payment methods are accepted for NLV17SZ125DFT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV17SZ125DFT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV17SZ125DFT1G?
NLV17SZ125DFT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV17SZ125DFT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV17SZ125DFT1G?
For technical support, including NLV17SZ125DFT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV17SZ125DFT1G requirements.
6.How does Aetrix verify that NLV17SZ125DFT1G is sourced from the original manufacturer or authorized distributors?
All NLV17SZ125DFT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV17SZ125DFT1G meets industry standards.
7.What is the process for return or replacement of NLV17SZ125DFT1G?
All NLV17SZ125DFT1G units undergo pre-shipment inspection (PSI). If there is an issue with NLV17SZ125DFT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV17SZ125DFT1G part is unused and in its original packaging.
Return procedure for NLV17SZ125DFT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV17SZ125DFT1G Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
