Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLV17SZ32DFT2G

Name: NLV17SZ32DFT2G
Brand: onsemi
SKU: NLV17SZ32DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLV17SZ32DFT2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NLV17SZ32DFT2G.pdf

Description:: IC GATE OR 1CH 2-INP SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,567

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLV17SZ32DFT2G from onsemi is a single 2-input OR gate logic IC designed for low-voltage, high-speed digital signal routing in space-constrained applications. It operates across 1.65 V to 5.5 V V_CC, delivers 2.4 ns typical propagation delay at 5 V, supports input/output overvoltage tolerance up to 5.5 V, and drives ±24 mA at 3.0 V - enabling direct interface with mixed-voltage systems such as industrial I/O controllers and automotive body electronics.

For engineers reviewing the NLV17SZ32DFT2G datasheet, pinout, applications, or equivalent options, key selection considerations include its SC-88A (SOT-353) 5-pin package, IOFF partial power-down capability, AEC-Q100 qualification (Q-suffix variant), rail-to-rail input compatibility, and guaranteed operation from −55 °C to +125 °C.

Technical Context

The NLV17SZ32DFT2G implements standard positive-logic OR functionality (Y = A + B) using CMOS technology with sub-100-FET complexity. Its inputs are overvoltage tolerant to 5.5 V independent of V_CC, and it features IOFF circuitry that disables output leakage during partial power-down states - critical for hot-swap and multi-rail system integrity.

Propagation delay varies with supply voltage and load: 4.1 ns (max) at 5 V with 50 Ω/50 pF load, tightening to 4.4 ns (max) over full temperature range; output drive strength is specified down to 1.65 V, supporting ultra-low-power microcontroller peripherals and sensor interface logic.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - enables interoperability across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters.
t_PD (typ)	2.4 ns at V_CC = 5 V - supports >200 MHz toggle rates in non-critical timing paths.
I_OH/I_OL	±24 mA at V_CC = 3.0 V - sufficient to directly drive LEDs, small MOSFET gates, or multiple 74LVC inputs.
Input Overvoltage	Up to 5.5 V regardless of V_CC - allows safe connection to 5 V signals even when powered from 1.8 V.
IOFF Leakage	<10 µA at V_IN = 5.5 V, V_CC = 0 V - prevents backfeeding and signal corruption during power sequencing.
Operating Temp	−55 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and outdoor equipment.
ESD Rating	2000 V HBM - provides robust handling in manual assembly and field-repair environments.

Pinout & Package

Package: SC-88A (SOT-353), 5-pin, 1.25 mm × 2.0 mm footprint, 0.65 mm pitch, Pb-free, RoHS-compliant.

Pin	Circuit Role	Design Meaning
1	B Input	Standard CMOS input; accepts 0–5.5 V regardless of V_CC; no external pull-up required.
2	A Input	Second OR input; electrically identical to Pin 1; supports wired-OR expansion with external diodes.
3	GND	Digital ground reference; must be connected to system ground plane for noise immunity and ESD path.
4	Y Output	Push-pull CMOS output; actively drives high/low; compatible with TTL, LVTTL, and LVCMOS loads.
5	V_CC	Positive supply; decoupling capacitor (100 nF ceramic) recommended within 3 mm of this pin.

Key Features

Feature	Design Value
Rail-to-rail input tolerance	Accepts 0–5.5 V inputs at any V_CC from 1.65–5.5 V - eliminates need for external clamping or level translation.
IOFF partial power-down	Output enters high-impedance state with <10 µA leakage when V_CC = 0 V - preserves signal integrity in multi-supply systems.
Low dynamic power	CPD = 9 pF at 3.3 V - reduces switching current consumption in battery-powered wake-up logic.
Automotive qualification	AEC-Q100 Grade 1 qualified (via NLV17SZ32DFT2G-Q variant); supports PPAP documentation for Tier 1 suppliers.
Tiny footprint	SC-88A package occupies only 2.5 mm² PCB area - ideal for wearables, sensor nodes, and compact module designs.

Applications

Industrial PLC I/O Expansion	Automotive Body Control Module
Use Scenario: Adding discrete OR logic to combine fault signals from multiple sensors before feeding into a microcontroller interrupt line. IC Role / Device Role / Timing Role: Signal combiner for asynchronous fault aggregation; no timing-critical path. Use Value: Eliminates need for software polling or additional MCU GPIO pins while maintaining fail-safe signal visibility.	Use Scenario: Merging door-open and trunk-open status signals to trigger interior lighting activation. IC Role / Device Role / Timing Role: Level-shifting OR gate interfacing 5 V switch inputs with 3.3 V MCU GPIO. Use Value: Enables direct connection of legacy 5 V switches to modern low-voltage MCUs without external resistors or translators.
Portable Medical Sensor Hub	Smart Home Motion Detector
Use Scenario: Combining outputs from PIR and ambient light sensors to enable sleep-mode wake-up only when both motion and darkness are detected. IC Role / Device Role / Timing Role: Low-power combinatorial logic block operating from 1.8 V supply. Use Value: Reduces active current draw by allowing MCU to remain in deep-sleep until composite trigger condition occurs.	Use Scenario: OR-ing tamper-detection signals from multiple enclosure switches in a security sensor node. IC Role / Device Role / Timing Role: Fault-signaling logic with overvoltage-tolerant inputs for 5 V mechanical switch interfaces. Use Value: Prevents false alarms due to switch bounce or ESD transients while supporting long cable runs.

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Adding discrete OR logic to combine fault signals from multiple sensors before feeding into a microcontroller interrupt line.

IC Role / Device Role / Timing Role: Signal combiner for asynchronous fault aggregation; no timing-critical path.

Use Value: Eliminates need for software polling or additional MCU GPIO pins while maintaining fail-safe signal visibility.

Use Scenario: Merging door-open and trunk-open status signals to trigger interior lighting activation.

IC Role / Device Role / Timing Role: Level-shifting OR gate interfacing 5 V switch inputs with 3.3 V MCU GPIO.

Use Value: Enables direct connection of legacy 5 V switches to modern low-voltage MCUs without external resistors or translators.

Portable Medical Sensor Hub

Smart Home Motion Detector

Use Scenario: Combining outputs from PIR and ambient light sensors to enable sleep-mode wake-up only when both motion and darkness are detected.

IC Role / Device Role / Timing Role: Low-power combinatorial logic block operating from 1.8 V supply.

Use Value: Reduces active current draw by allowing MCU to remain in deep-sleep until composite trigger condition occurs.

Use Scenario: OR-ing tamper-detection signals from multiple enclosure switches in a security sensor node.

IC Role / Device Role / Timing Role: Fault-signaling logic with overvoltage-tolerant inputs for 5 V mechanical switch interfaces.

Use Value: Prevents false alarms due to switch bounce or ESD transients while supporting long cable runs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input OR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G32DBVR	Wider V_CC range (1.65–5.5 V), same SC-70-5 package; t_PD = 3.7 ns (max) at 3.3 V; no IOFF feature.	Lacks partial power-down protection; unsuitable for hot-swap or multi-rail isolation use cases.	Select when IOFF is not required and SN74LVC family ecosystem compatibility is prioritized.
MC74VHC1G32DTT1G	Higher V_CC max (7 V), but narrower min (2 V); t_PD = 7.5 ns (max) at 3.3 V; IOFF not supported.	Not rated for −55 °C operation; lacks AEC-Q100 qualification; higher propagation delay limits high-speed use.	Choose only for legacy VHC-based designs where 7 V tolerance is mandatory and temperature range is less stringent.

Compared with SN74LVC1G32DBVR and MC74VHC1G32DTT1G, the NLV17SZ32DFT2G uniquely combines IOFF-enabled partial power-down, −55 °C to +125 °C operation, and 2.4 ns speed at 5 V - making it the only option among the three qualified for automotive-grade hot-swap I/O consolidation.

Availability

NLV17SZ32DFT2G is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and portable medical devices requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant logic functions.

Supply support for NLV17SZ32DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The NLV17SZ32DFT2G belongs to onsemi's NLV logic family - engineered specifically for automotive and industrial environments demanding extended temperature operation, robust ESD performance, and partial power-down safety.

FAQ

What is the maximum operating temperature for NLV17SZ32DFT2G?

The NLV17SZ32DFT2G is rated for continuous operation from −55 °C to +125 °C, meeting AEC-Q100 Grade 1 requirements. This specification is verified per JEDEC JESD22-A108 and applies across the full 1.65–5.5 V V_CC range. The NLV17SZ32DFT2G maintains functional logic behavior and parametric compliance throughout this range, including propagation delay and drive strength.

Does NLV17SZ32DFT2G support partial power-down via IOFF?

Yes, the NLV17SZ32DFT2G includes IOFF circuitry that places the output in a high-impedance state when V_CC = 0 V, limiting input/output leakage to <10 µA even with 5.5 V applied to pins. This feature is explicitly characterized in the datasheet's DC Electrical Characteristics table under IOFF parameter and ensures safe operation during power sequencing in multi-rail systems.

Which package does NLV17SZ32DFT2G use, and what are its dimensions?

NLV17SZ32DFT2G uses the SC-88A (also known as SOT-353 or SC-70-5) package: 5-pin, 1.25 mm × 2.0 mm body size, 0.65 mm lead pitch, 0.95 mm max height. This is confirmed in the Ordering Information table (page 6) and Mechanical Case Outline (Case 419A). The marking code "L4" and tape-and-reel orientation "Q4" are also specified for this variant.

Can NLV17SZ32DFT2G interface directly with 5 V signals while powered from 1.8 V?

Yes, the NLV17SZ32DFT2G inputs are overvoltage tolerant up to 5.5 V independent of V_CC. When powered from 1.8 V, it safely accepts 5 V logic inputs without damage or clamping diode conduction - a feature explicitly guaranteed in the Absolute Maximum Ratings and Recommended Operating Conditions tables. The NLV17SZ32DFT2G outputs swing rail-to-rail (0 V to 1.8 V), so level translation may be needed for downstream 5 V receivers.

Is NLV17SZ32DFT2G pin-compatible with other 5-pin OR gates like SN74LVC1G32?

No, NLV17SZ32DFT2G is not pin-compatible with SN74LVC1G32DBVR or SN74LVC1G32DCKR. While both use 5-pin SC-70 packages, the pin assignments differ: NLV17SZ32DFT2G (SC-88A) uses Pin 1=B, Pin 2=A, Pin 3=GND, Pin 4=Y, Pin 5=V_CC; SN74LVC1G32 uses Pin 1=A, Pin 2=GND, Pin 3=Y, Pin 4=V_CC, Pin 5=B. PCB layout must be verified against the specific pinout diagram in Figure 2 of the NLV17SZ32 datasheet.

NLV17SZ32DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 17SZ

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: OR Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 4.5ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NLV17SZ32DFT2G FAQ

1.How can I place an order for NLV17SZ32DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLV17SZ32DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLV17SZ32DFT2G reliable?

The price and inventory of NLV17SZ32DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV17SZ32DFT2G is usually 5 days.

3.What payment methods are accepted for NLV17SZ32DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV17SZ32DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLV17SZ32DFT2G?

NLV17SZ32DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLV17SZ32DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLV17SZ32DFT2G?

For technical support, including NLV17SZ32DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV17SZ32DFT2G requirements.

6.How does Aetrix verify that NLV17SZ32DFT2G is sourced from the original manufacturer or authorized distributors?

All NLV17SZ32DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV17SZ32DFT2G meets industry standards.

7.What is the process for return or replacement of NLV17SZ32DFT2G?

All NLV17SZ32DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV17SZ32DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLV17SZ32DFT2G part is unused and in its original packaging.

Return procedure for NLV17SZ32DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…