Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLV18SZ00DFT2G

Name: NLV18SZ00DFT2G
Brand: onsemi
SKU: NLV18SZ00DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLV18SZ00DFT2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NLV18SZ00DFT2G.pdf

Description:: IC GATE NAND 1CH 2-INP SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,871

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLV18SZ00DFT2G from onsemi is an automotive-grade 2-input NAND gate IC in SC-88A (SOT-353) package, operating from 1.65 V to 5.5 V, delivering 3.7 ns typical propagation delay at 3.0 V and ±24 mA output drive, designed for high-speed logic control in engine management and ADAS sensor interface circuits.

For engineers reviewing the NLV18SZ00DFT2G datasheet, pinout, applications, or equivalent options, key selection criteria include AEC-Q100 Grade 1 qualification (−40°C to +125°C), balanced tPLH/tPHL timing, symmetrical IOH/IOL drive, and SC-88A footprint compatibility with space-constrained automotive PCBs.

Technical Context

The NLV18SZ00DFT2G implements a single CMOS 2-input NAND gate with rail-to-rail input voltage tolerance (−0.5 V to VCC+0.5 V) and active-mode output voltage swing from 0 V to VCC. It uses standard CMOS logic threshold design with VT+ = 1.9 V and VT− = 0.6 V at VCC = 3.0 V, enabling robust noise immunity in noisy automotive environments.

Its propagation delay is characterized across supply voltages (1.65–5.5 V) and temperature (−55°C to +125°C), with tPLH/tPHL matching within ±0.2 ns at 3.0 V. Input hysteresis (0.4 V typ at 3.0 V) supports reliable switching on slow or noisy signals, and output leakage remains ≤±0.5 µA in 3-state mode.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	1.65 V to 5.5 V - Supports wide automotive battery voltage variation including cold-crank and load-dump conditions.
tPD (Typ)	3.7 ns at VCC = 3.0 V - Enables sub-10 ns logic decision cycles in real-time safety-critical subsystems.
IOH/IOL	±24 mA at VCC = 3.0 V - Drives multiple CMOS inputs or small capacitive loads without external buffering.
Operating Temp	−55°C to +125°C - Meets AEC-Q100 Grade 1 requirements for under-hood and transmission control applications.
Input Hysteresis	0.4 V typical at 3.0 V - Rejects >400 mV of noise on input lines, critical for switch debouncing and sensor signal conditioning.
ESD Rating	HBM 2000 V - Withstands electrostatic discharge during assembly and service without latch-up or parametric shift.
Package	SC-88A (SOT-353), 5-pin - 2.0 mm × 1.25 mm footprint enables dense placement in compact ECUs and junction boxes.

Pinout & Package

SC-88A (Case 419A-02) is a 5-pin, surface-mount plastic package with 0.65 mm lead pitch, optimized for automated placement and reflow soldering in automotive production. Pin 1 is marked by a dot or beveled corner per JEDEC MO-203.

Pin/Terminal	Circuit Role	Design Meaning
1	B	Second logic input - Accepts full-rail digital signals; no internal pull-up/down; requires external termination if floating.
2	A	First logic input - Identical electrical characteristics to Pin 1; both inputs share same VIH/VIL thresholds.
3	GND	Ground reference - Must be connected to low-impedance chassis or power plane; decoupling capacitor required within 3 mm.
4	Y	Active-low NAND output - Sinks or sources up to 24 mA; output voltage swing is rail-to-rail (0 V to VCC).
5	VCC	Positive supply - Requires local 100 nF ceramic decoupling capacitor; not internally regulated.

Key Features

Feature	Design Value
High-speed NAND logic	3.7 ns typical propagation delay at 3.0 V enables <270 MHz toggle rate in feedback loops.
Automotive qualification	AEC-Q100 Grade 1 certified and PPAP-capable - qualified for production use in safety-related systems.
Symmetrical drive strength	IOH = IOL = 24 mA at 3.0 V - eliminates duty-cycle distortion in clock distribution or data path inversion.
Wide supply range	Operates from 1.65 V to 5.5 V - interoperable with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters.
No internal pull resistors	True CMOS inputs with <0.1 µA leakage - allows flexible external biasing for wired-OR, open-drain, or Schmitt-trigger configurations.

Applications

Engine Control Unit (ECU) Logic Gating	ADAS Camera Interface Signal Conditioning
Use Scenario: Combining throttle position and manifold pressure signals to enable fuel cut-off during over-revving. IC Role / Device Role / Timing Role: 2-input NAND gate performing real-time Boolean logic with <4 ns timing uncertainty. Use Value: Eliminates need for microcontroller GPIO polling, reducing CPU load and latency in fail-safe shutdown paths.	Use Scenario: Validating synchronization pulses between image sensor and ISP before frame capture. IC Role / Device Role / Timing Role: High-speed NAND gate generating composite trigger enable with sub-5 ns setup/hold margin. Use Value: Ensures deterministic pixel alignment across multi-camera systems without FPGA resource overhead.
Transmission Control Module (TCM) Fault Detection	Body Control Module (BCM) Door Lock Sequencing
Use Scenario: Detecting simultaneous engagement of forward and reverse gear solenoids as a hardware-level interlock violation. IC Role / Device Role / Timing Role: NAND gate acting as combinatorial fault detector with immediate output assertion on dual-active input. Use Value: Provides hardware-enforced safety layer independent of software execution, meeting ASIL-B diagnostic coverage requirements.	Use Scenario: Enabling door lock actuator drivers only when both key-fob signal and door-closed switch are asserted. IC Role / Device Role / Timing Role: NAND gate implementing secure access logic with rail-to-rail output driving MOSFET gate directly. Use Value: Reduces BOM count by replacing discrete transistor-based logic with single-gate solution in cost-sensitive BCM designs.

Engine Control Unit (ECU) Logic Gating

ADAS Camera Interface Signal Conditioning

Use Scenario: Combining throttle position and manifold pressure signals to enable fuel cut-off during over-revving.

IC Role / Device Role / Timing Role: 2-input NAND gate performing real-time Boolean logic with <4 ns timing uncertainty.

Use Value: Eliminates need for microcontroller GPIO polling, reducing CPU load and latency in fail-safe shutdown paths.

Use Scenario: Validating synchronization pulses between image sensor and ISP before frame capture.

IC Role / Device Role / Timing Role: High-speed NAND gate generating composite trigger enable with sub-5 ns setup/hold margin.

Use Value: Ensures deterministic pixel alignment across multi-camera systems without FPGA resource overhead.

Transmission Control Module (TCM) Fault Detection

Body Control Module (BCM) Door Lock Sequencing

Use Scenario: Detecting simultaneous engagement of forward and reverse gear solenoids as a hardware-level interlock violation.

IC Role / Device Role / Timing Role: NAND gate acting as combinatorial fault detector with immediate output assertion on dual-active input.

Use Value: Provides hardware-enforced safety layer independent of software execution, meeting ASIL-B diagnostic coverage requirements.

Use Scenario: Enabling door lock actuator drivers only when both key-fob signal and door-closed switch are asserted.

IC Role / Device Role / Timing Role: NAND gate implementing secure access logic with rail-to-rail output driving MOSFET gate directly.

Use Value: Reduces BOM count by replacing discrete transistor-based logic with single-gate solution in cost-sensitive BCM designs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC74VHC1G00DTT1G	Same SC-88A package; 3.5 ns tPD at 3.3 V; lower ICC (1 µA max); no AEC-Q100 Grade 1 rating.	Qualified for commercial/industrial use only; not approved for under-hood automotive deployment.	Select when cost or supply chain favors ON Semi's VHC family and AEC-Q100 is not mandated.
SN74LVC1G00DBVR	SC-70-5 package (same pinout); 3.8 ns tPD at 3.3 V; wider VCC range (1.65–5.5 V); AEC-Q100 Grade 1 available as SN74LVC1G00QDBVR.	Requires verified LVC variant (Q-suffix) for automotive use; non-Q version lacks PPAP documentation.	Choose SN74LVC1G00QDBVR if TI's qualification package and supply continuity are preferred over onsemi.

Compared with NLV18SZ00DFT2G, MC74VHC1G00DTT1G offers slightly faster speed but lacks automotive qualification, while SN74LVC1G00QDBVR matches all key specs and qualifications but requires careful suffix verification to ensure Q-grade compliance.

Availability

NLV18SZ00DFT2G is available at Aetrix Electronics and suitable for engine control units, ADAS camera interfaces, and transmission control modules requiring stable component supply across extended automotive lifecycles.

Supply support for NLV18SZ00DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics for automotive, industrial, cloud, and medical applications.

The NLV18SZxx family is part of onsemi's automotive logic portfolio, engineered specifically for high-reliability, high-speed combinational logic in harsh-temperature vehicle subsystems.

FAQ

What is the maximum operating temperature range for NLV18SZ00DFT2G?

NLV18SZ00DFT2G is rated for −55°C to +125°C continuous operation and is AEC-Q100 Grade 1 qualified for −40°C to +125°C, making it suitable for under-hood automotive applications where ambient temperatures exceed 105°C. The device maintains full DC and AC specifications across this full range, with no derating required up to +125°C junction temperature.

Does NLV18SZ00DFT2G support 1.8 V logic systems?

Yes, NLV18SZ00DFT2G operates down to 1.65 V VCC, fully supporting 1.8 V logic systems with guaranteed VIH = 0.65 × VCC and VIL = 0.35 × VCC at that voltage. At 1.8 V, tPD is 9.1 ns (typ), IOH/IOL is ±4 mA, and input hysteresis remains functional - enabling interoperability with low-voltage microcontrollers and sensors.

Is NLV18SZ00DFT2G pin-compatible with other SC-88A logic gates?

Yes, NLV18SZ00DFT2G uses the standard SC-88A (SOT-353) 5-pin layout shared across onsemi's NLV18SZxx series and compatible with industry-standard 2-input gates like MC74VHC1G00 and SN74LVC1G00. Pin 1 = B, Pin 2 = A, Pin 3 = GND, Pin 4 = Y, Pin 5 = VCC - no adapter or footprint change is needed when substituting within the same function group.

What is the input hysteresis voltage of NLV18SZ00DFT2G at 3.3 V supply?

At VCC = 3.3 V, NLV18SZ00DFT2G exhibits 0.48 V typical input hysteresis (VH), calculated as VT+ − VT− = 2.2 V − 1.72 V. This provides 14.5% of VCC hysteresis, ensuring reliable switching on slow-rising signals such as mechanical switch inputs or analog comparator outputs in body electronics applications.

Can NLV18SZ00DFT2G drive a 50 pF load with 5 ns timing budget?

Yes - at VCC = 3.0 V and CL = 50 pF, NLV18SZ00DFT2G achieves 4.4 ns typical tPLH/tPHL (Table 4), well within a 5 ns timing budget. Its symmetrical drive strength ensures equal rise/fall times, and output impedance remains stable across temperature, supporting consistent timing margins in production ECUs.

NLV18SZ00DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 18SZ

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: NAND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: 0.5V ~ 1.9V

Input Logic Level - High:: 1.4V ~ 3.6V

Max Propagation Delay @ V, Max CL:: 5.9ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NLV18SZ00DFT2G FAQ

1.How can I place an order for NLV18SZ00DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLV18SZ00DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLV18SZ00DFT2G reliable?

The price and inventory of NLV18SZ00DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV18SZ00DFT2G is usually 5 days.

3.What payment methods are accepted for NLV18SZ00DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV18SZ00DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLV18SZ00DFT2G?

NLV18SZ00DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLV18SZ00DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLV18SZ00DFT2G?

For technical support, including NLV18SZ00DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV18SZ00DFT2G requirements.

6.How does Aetrix verify that NLV18SZ00DFT2G is sourced from the original manufacturer or authorized distributors?

All NLV18SZ00DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV18SZ00DFT2G meets industry standards.

7.What is the process for return or replacement of NLV18SZ00DFT2G?

All NLV18SZ00DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV18SZ00DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLV18SZ00DFT2G part is unused and in its original packaging.

Return procedure for NLV18SZ00DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…