Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NLV18SZ125DFT2G

Name: NLV18SZ125DFT2G
Brand: onsemi
SKU: NLV18SZ125DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLV18SZ125DFT2G

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NLV18SZ125DFT2G.pdf

Description:: IC BUFFER NON-INVERT 5.5V SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,037

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLV18SZ125DFT2G from onsemi is an automotive-grade single-channel tri-state buffer IC designed for high-speed digital signal routing in AEC-Q100 Grade 1 systems. It delivers 3.7 ns typical propagation delay at 3.0 V, ±24 mA output drive capability, and operates across −55°C to +125°C with active-low enable control. It is used in CAN/LIN bus interface logic, sensor signal conditioning, and automotive body control modules.

For engineers reviewing the NLV18SZ125DFT2G datasheet, pinout, applications, or equivalent options, key selection criteria include its SC-88A package footprint, 1.65–5.5 V supply range, guaranteed tri-state leakage <±0.5 µA, and AEC-Q100 qualification for under-hood deployment.

Technical Context

The NLV18SZ125DFT2G implements a CMOS-based single-buffer architecture with active-low tri-state enable (OE), enabling bidirectional bus control without external pull-ups. Its balanced tPLH/tPHL delays ensure minimal skew in timing-critical data paths.

It supports rail-to-rail input voltage operation (0–5.5 V) and maintains stable VOH/VOL across temperature and supply variations, with VIH/VIL thresholds defined per VCC band (e.g., 0.70×VCC min VIH at 2.3–5.5 V). Input hysteresis up to 1.7 V at 5.5 V enhances noise immunity in electrically noisy vehicle environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.65 V to 5.5 V - Enables direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters.
Propagation Delay (tPLH/tPHL)	3.7 ns typ @ 3.0 V, CL = 15 pF - Supports >100 MHz data rates in short-bus applications like sensor multiplexing.
Output Drive Strength	±24 mA @ 3.0 V - Sufficient to drive 50 Ω transmission lines or fan-out to ≥10 standard CMOS loads.
Tri-State Leakage (IOZ)	±0.5 µA max @ −55°C to +125°C - Ensures bus integrity during disable mode in hot/cold ambient extremes.
Operating Temperature	−55°C to +125°C - Meets full automotive under-hood thermal requirements beyond AEC-Q100 Grade 1 (−40°C to +125°C).
Input Hysteresis (VH)	0.7 V min @ 5.5 V - Rejects >700 mV of common-mode noise on control lines in engine bay environments.
ESD Rating	2000 V HBM - Survives handling and assembly without additional protection circuitry.

Pinout & Package

Package: SC-88A (SOT-353), 5-pin surface-mount, 2.2 mm × 1.35 mm × 1.0 mm body, moisture sensitivity level 1.

Pin/Terminal	Circuit Role	Design Meaning
1	OE	Active-low output enable - Pull low to assert Y = A; high-Z when high, allowing shared bus operation.
2	A	Buffer input - Accepts TTL/CMOS-compatible logic levels across full VCC range (0–5.5 V).
3	GND	Ground reference - Must be connected to system ground plane; decoupling capacitor recommended at pin 3.
4	Y	Buffered tri-state output - Drives high/low or enters high-impedance state based on OE; no internal pull-up/down.
5	VCC	Positive supply - Requires local 100 nF ceramic decoupling between pins 5 and 3 for stable high-speed switching.

Key Features

Feature	Design Value
High-Speed Performance	3.7 ns typical propagation delay at 3.0 V enables use in 100+ MHz clock distribution and data gating circuits.
Automotive Qualification	AEC-Q100 Grade 1 qualified and PPAP capable - Validated for production deployment in safety-critical body electronics.
Symmetric Output Impedance	IOH = IOL = ±24 mA @ 3.0 V - Eliminates duty-cycle distortion in clock buffering and data transmission paths.
Wide Supply Range	Operates from 1.65 V to 5.5 V - Allows reuse across multiple voltage domains in mixed-supply ECUs without redesign.
Pb-Free & RoHS Compliant	Halogen-free/BFR-free construction - Meets global automotive environmental compliance mandates (ELV, IMDS).

Applications

Automotive Body Control Module	Industrial Sensor Interface Hub
Use Scenario: Isolating microcontroller GPIOs from high-current door lock actuators and LED drivers while sharing a common LIN bus line. IC Role / Device Role / Timing Role: Tri-state buffer providing direction-controlled signal isolation and bus arbitration via OE control. Use Value: Prevents back-driving during sleep mode; ±24 mA drive ensures reliable LIN signal edge integrity over 15 m cable runs.	Use Scenario: Multiplexing analog sensor outputs (temperature, pressure) into a single ADC channel using digital enable sequencing. IC Role / Device Role / Timing Role: Digital gate controlling analog signal path activation; OE synchronized to ADC sampling window. Use Value: Eliminates need for mechanical relays or analog switches; 3.7 ns delay ensures precise timing alignment with 1 MSPS sampling clocks.
Automotive Infotainment Display Backlight Control	EV Battery Management System (BMS) Cell Monitoring Bus
Use Scenario: Enabling/disabling PWM brightness control signals to LED driver ICs based on display power state. IC Role / Device Role / Timing Role: Level-shifting and enable-gated buffer for 3.3 V MCU to 5 V backlight driver interface. Use Value: 1.65–5.5 V supply range allows direct 5 V operation; tri-state prevents ghosting during display off transitions.	Use Scenario: Isolating individual cell voltage monitoring ICs on a daisy-chained BMS communication bus to prevent contention. IC Role / Device Role / Timing Role: Bus driver with OE controlled by master controller to activate only one slave per transaction. Use Value: ±0.5 µA IOZ ensures <1 µA leakage per node - critical for multi-year battery standby current budgets in EV storage systems.

Automotive Body Control Module

Industrial Sensor Interface Hub

Use Scenario: Isolating microcontroller GPIOs from high-current door lock actuators and LED drivers while sharing a common LIN bus line.

IC Role / Device Role / Timing Role: Tri-state buffer providing direction-controlled signal isolation and bus arbitration via OE control.

Use Value: Prevents back-driving during sleep mode; ±24 mA drive ensures reliable LIN signal edge integrity over 15 m cable runs.

Use Scenario: Multiplexing analog sensor outputs (temperature, pressure) into a single ADC channel using digital enable sequencing.

IC Role / Device Role / Timing Role: Digital gate controlling analog signal path activation; OE synchronized to ADC sampling window.

Use Value: Eliminates need for mechanical relays or analog switches; 3.7 ns delay ensures precise timing alignment with 1 MSPS sampling clocks.

Automotive Infotainment Display Backlight Control

EV Battery Management System (BMS) Cell Monitoring Bus

Use Scenario: Enabling/disabling PWM brightness control signals to LED driver ICs based on display power state.

IC Role / Device Role / Timing Role: Level-shifting and enable-gated buffer for 3.3 V MCU to 5 V backlight driver interface.

Use Value: 1.65–5.5 V supply range allows direct 5 V operation; tri-state prevents ghosting during display off transitions.

Use Scenario: Isolating individual cell voltage monitoring ICs on a daisy-chained BMS communication bus to prevent contention.

IC Role / Device Role / Timing Role: Bus driver with OE controlled by master controller to activate only one slave per transaction.

Use Value: ±0.5 µA IOZ ensures <1 µA leakage per node - critical for multi-year battery standby current budgets in EV storage systems.

Equivalent & Alternatives

The following parts are listed as comparable options for similar tri-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC74VHC1GT125DTT1G	Same SC-88A package, but rated only to +85°C industrial temp; no AEC-Q100 qualification.	Limited to cabin electronics (non-under-hood); unsuitable for engine control or BMS.	Select only if automotive qualification is not required and cost is primary constraint.
SN74LVC1G125DBVR	Wider 1.65–5.5 V range and same pinout, but only qualified to AEC-Q100 Grade 2 (−40°C to +105°C).	Acceptable for HVAC or infotainment modules, but not for powertrain or chassis systems requiring Grade 1.	Choose when Grade 2 suffices and TI's support ecosystem is preferred.

Compared with NLV18SZ125DFT2G, MC74VHC1GT125DTT1G lacks automotive qualification and thermal range, while SN74LVC1G125DBVR meets Grade 2 but not Grade 1 - making NLV18SZ125DFT2G the only option fully compliant with under-hood AEC-Q100 requirements among these three.

Availability

NLV18SZ125DFT2G is available at Aetrix Electronics and suitable for automotive body control modules, industrial sensor interface hubs, and EV battery management systems requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for NLV18SZ125DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient, high-reliability components for automotive, industrial, and cloud power applications.

NLV18SZ125DFT2G belongs to the NLV18SZxx automotive logic family, engineered specifically for high-speed, low-power signal routing in harsh-temperature automotive subsystems where AEC-Q100 Grade 1 compliance is mandatory.

FAQ

What is the maximum operating temperature for NLV18SZ125DFT2G?

The NLV18SZ125DFT2G is specified for continuous operation from −55°C to +125°C, exceeding AEC-Q100 Grade 1 requirements (−40°C to +125°C). This extended range supports placement near engines, inverters, and other high-heat zones in modern vehicles where standard industrial logic would fail.

Does NLV18SZ125DFT2G support 1.8 V logic interfaces?

Yes, NLV18SZ125DFT2G operates down to 1.65 V supply and accepts 0–5.5 V input voltages, making it fully compatible with 1.8 V microcontrollers. At 1.8 V, VIH is guaranteed ≥0.65×VCC (≥1.17 V), ensuring robust noise margins in low-voltage domains.

Is NLV18SZ125DFT2G pin-compatible with other SC-88A tri-state buffers?

NLV18SZ125DFT2G uses the standard SC-88A 5-pin layout (OE, A, GND, Y, VCC) and is mechanically and electrically pin-compatible with industry-standard single tri-state buffers in the same package, including SN74LVC1G125 and MC74VHC1GT125 - though qualification and thermal specs differ.

What is the tri-state enable polarity of NLV18SZ125DFT2G?

NLV18SZ125DFT2G features active-low tri-state enable (OE). When OE is low, the output Y follows input A; when OE is high, Y enters high-impedance state. This matches standard bus arbitration conventions and simplifies control logic in shared-data-line architectures.

Can NLV18SZ125DFT2G drive a 50 Ω transmission line directly?

Yes - NLV18SZ125DFT2G delivers ±24 mA output drive at 3.0 V, sufficient to source/sink full current into a 50 Ω load (requiring ±60 mA for 3 V swing). While not a dedicated line driver, it reliably drives short PCB traces or cables ≤15 cm without termination resistors in most automotive signal routing applications.

NLV18SZ125DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 18SZ

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: -

Number of Bits per Element:: -

Input Type:: -

Output Type:: -

Current - Output High, Low:: 32mA, 32mA

Voltage - Supply:: 1.65V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NLV18SZ125DFT2G FAQ

1.How can I place an order for NLV18SZ125DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLV18SZ125DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLV18SZ125DFT2G reliable?

The price and inventory of NLV18SZ125DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV18SZ125DFT2G is usually 5 days.

3.What payment methods are accepted for NLV18SZ125DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV18SZ125DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLV18SZ125DFT2G?

NLV18SZ125DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLV18SZ125DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLV18SZ125DFT2G?

For technical support, including NLV18SZ125DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV18SZ125DFT2G requirements.

6.How does Aetrix verify that NLV18SZ125DFT2G is sourced from the original manufacturer or authorized distributors?

All NLV18SZ125DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV18SZ125DFT2G meets industry standards.

7.What is the process for return or replacement of NLV18SZ125DFT2G?

All NLV18SZ125DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV18SZ125DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLV18SZ125DFT2G part is unused and in its original packaging.

Return procedure for NLV18SZ125DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…