My Inquiry
My Account
onsemi NLV37WZ04USG
- Part No.:
- NLV37WZ04USG
- Manufacturer:
- onsemi
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NLV37WZ04USG.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V US8
- Quantity:
- Payment:
- Shipping:
Inventory:2,639
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV37WZ04USG from onsemi is a triple buffer IC with open-drain outputs, designed for level-translating logic interfacing in mixed-voltage systems operating from 1.65 V to 5.5 V. It delivers 2.1 ns typical propagation delay at 5 V, supports ±24 mA output drive at 3.0 V, and features IOFF partial power-down protection-used in automotive body control modules for driving LED indicators and discrete loads via external pull-ups.
For engineers reviewing the NLV37WZ04USG datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with I²C bus termination, overvoltage-tolerant inputs up to 5.5 V, and AEC-Q100 qualification for under-hood signal conditioning.
Technical Context
The NLV37WZ04USG implements three independent non-inverting buffers with open-drain outputs, enabling wired-AND logic and bidirectional voltage translation without direction control. Its IOFF circuitry isolates inputs/outputs when VCC = 0 V, preventing back-powering in partial power-down states.
All inputs tolerate DC voltages up to 5.5 V regardless of VCC level, and output leakage remains ≤±0.5 µA in 3-state mode across −55 °C to +125 °C. Propagation delays are specified down to 1.65 V supply, with tPZL/tPLZ asymmetry optimized for fast enable/disable transitions in sensor interface multiplexing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct interface between 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains |
| tPD (Typ) | 2.1 ns at VCC = 5 V - supports >200 MHz toggle rates in clock distribution paths |
| IOL Max | 24 mA at VCC = 3.0 V - drives standard 4.7 kΩ pull-up on 3.3 V I²C buses |
| VIH/VIL | 0.7×VCC min / 0.3×VCC max - ensures reliable TTL- and CMOS-compatible switching thresholds |
| IOFF Leakage | ≤10 µA at VCC = 0 V - prevents current flow from live I/O pins into unpowered subsystems |
| Operating Temp | −55 °C to +125 °C - qualified for engine compartment and ADAS ECU mounting locations |
| ESD Rating | HBM 2000 V, CDM 1000 V - meets automotive board-level robustness requirements |
Pinout & Package
Supplied in an 8-pin US8 (Case 493) surface-mount package, 2.1 mm × 2.0 mm × 0.55 mm, with exposed pad for thermal enhancement and RoHS-compliant matte tin lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A1) | Input 1 | Non-inverting logic input; tolerant to 5.5 V regardless of VCC |
| 2 (Y3) | Output 3 (open drain) | Active-low output requiring external pull-up; sinks up to 24 mA |
| 3 (A2) | Input 2 | Independent non-inverting input; IOFF active when VCC = 0 V |
| 4 (GND) | Ground | Reference return for all I/O and supply currents; connects to PCB ground plane |
| 5 (Y2) | Output 2 (open drain) | Second open-drain output; electrically isolated from Y1/Y3 during 3-state |
| 6 (A3) | Input 3 | Third logic input; shares same VIH/VIL thresholds and overvoltage tolerance as A1/A2 |
| 7 (Y1) | Output 1 (open drain) | Primary buffered output; compatible with 1.65–5.5 V pull-up voltages |
| 8 (VCC) | Positive Supply | Single power rail; powers internal logic and enables IOFF behavior |
Key Features
| Feature | Design Value |
|---|---|
| Open-drain outputs | Enable wired-AND bus sharing and level translation without direction control logic |
| IOFF partial power-down | Blocks current path between powered and unpowered sections during system sleep modes |
| Overvoltage-tolerant inputs | Accept 0–5.5 V signals at any valid VCC (1.65–5.5 V), eliminating external clamping diodes |
| AEC-Q100 qualified | Validated for automotive applications including temperature cycling, HTOL, and ESD stress |
| Low input capacitance | 2.5 pF typical - minimizes loading on high-speed microcontroller GPIOs and sensor lines |
Applications
| Automotive Body Control Unit | Industrial I²C Bus Extender |
|---|---|
|
Use Scenario: Driving multiple LED status indicators and relay coils from a 3.3 V MCU in a vehicle door module. IC Role / Device Role / Timing Role: Level-shifting buffer translating 3.3 V GPIO signals to 5 V open-drain outputs for load switching. Use Value: Eliminates need for discrete MOSFETs and level shifters while maintaining AEC-Q100 compliance and thermal safety margin. |
Use Scenario: Adding slave-addressable I²C nodes to extend bus length beyond 1 meter in factory automation PLCs. IC Role / Device Role / Timing Role: Signal repeater buffering SDA/SCL lines with minimal added propagation delay (≤4.8 ns max). Use Value: Maintains I²C timing budgets across distributed sensors by preserving rise/fall time integrity and reducing capacitive loading. |
| Medical Patient Monitor Interface | Smart Energy Meter Communication |
|
Use Scenario: Isolating and conditioning digital alarm signals from analog front-end ASICs before routing to display controller. IC Role / Device Role / Timing Role: Fault-tolerant buffer with IOFF ensuring no backfeed into powered-down monitoring subsystems. Use Value: Supports fail-safe shutdown sequences required by IEC 62304 Class B software safety architecture. |
Use Scenario: Interfacing metrology SoC GPIOs to optical port UART lines operating at 5 V in ANSI C12.18-compliant meters. IC Role / Device Role / Timing Role: Voltage-translating driver enabling 3.3 V SoC to communicate with legacy 5 V optical transceivers. Use Value: Achieves interoperability without redesigning PCB layout or adding discrete level-shifter ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple open-drain buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC3G07DCUR | 3.3 V only VCC range (1.65–5.5 V not supported); no IOFF; lower ESD rating (HBM 2000 V vs. 2000 V, but CDM 500 V vs. 1000 V) | Not AEC-Q100 qualified; limited to commercial-temperature industrial use | Select when cost sensitivity outweighs automotive qualification and partial power-down needs |
| MC74VHC1GT07DTT1G | Single-channel (not triple); identical VCC range and IOFF; slightly higher tPD (3.5 ns typ @ 5 V) | Requires three devices to match NLV37WZ04USG channel count; increases board area and BOM count | Choose for space-constrained designs where channel density is less critical than per-channel flexibility |
Compared with SN74LVC3G07DCUR and MC74VHC1GT07DTT1G, the NLV37WZ04USG uniquely combines triple-channel integration, AEC-Q100 qualification, and guaranteed IOFF behavior across full automotive temperature range-reducing component count and enabling single-chip solutions for safety-critical power sequencing.
Availability
NLV37WZ04USG is available at Aetrix Electronics and suitable for automotive body electronics, industrial I²C infrastructure, and medical device signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NLV37WZ04USG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLV37WZ04USG belongs to onsemi's NL37WZ logic family-designed specifically for low-voltage, high-speed, automotive-grade signal buffering with robustness against system-level noise and power sequencing faults.
FAQ
What is the maximum output sink current specification for NLV37WZ04USG at 3.0 V supply?
The NLV37WZ04USG is rated to sink up to 24 mA per output at VCC = 3.0 V, as confirmed in the DC Electrical Characteristics table under IOL conditions. This value is measured with VOL ≤ 0.4 V and applies across the full operating temperature range of −55 °C to +125 °C. The NLV37WZ04USG maintains this drive capability while retaining overvoltage-tolerant inputs and IOFF functionality.
Does NLV37WZ04USG support true bidirectional level shifting like a dedicated translator IC?
No, the NLV37WZ04USG does not perform automatic bidirectional level shifting. It is a unidirectional buffer with open-drain outputs, requiring external pull-up resistors referenced to the target voltage domain. While its overvoltage-tolerant inputs accept 0–5.5 V signals independently of VCC, directionality must be managed externally-unlike dedicated auto-sensing translators such as the NLSX4014. The NLV37WZ04USG functions reliably in this role when used with fixed-direction signal paths.
Is NLV37WZ04USG pin-compatible with NL37WZ07 or other variants in the same family?
Yes, the NLV37WZ04USG shares identical US8 pinout and terminal assignment with NL37WZ07 and NL37WZ17, as verified in Figure 2 and the Pin Assignment table of the datasheet. All three devices use pins 1 (A1), 2 (Y3), 3 (A2), 4 (GND), 5 (Y2), 6 (A3), 7 (Y1), and 8 (VCC). This allows drop-in replacement within the same footprint when functional requirements align-though logic function (buffer vs. inverter vs. dual inverter) differs between variants.
Can NLV37WZ04USG be used in a 1.65 V-only system without risk of undervoltage lockout or timing violation?
Yes, the NLV37WZ04USG is fully characterized down to 1.65 V VCC, with AC specifications including tPZL ≤ 9.5 ns and tPLZ ≤ 9.5 ns at that minimum supply. Input thresholds scale with VCC (VIH ≥ 0.65×VCC), ensuring noise margins remain valid. The NLV37WZ04USG operates correctly across the entire 1.65–5.5 V range without internal regulation or lockout circuits, making it suitable for battery-powered 1.8 V systems with brown-out tolerance.
What is the thermal resistance (θJA) of NLV37WZ04USG in the US8 package, and how does it affect power dissipation?
The NLV37WZ04USG in US8 package has a junction-to-ambient thermal resistance (θJA) of 250 °C/W, measured per JESD51-7 on an FR4 board with minimum pad spacing. At maximum recommended ambient temperature (+125 °C) and 500 mW power dissipation limit, this yields a theoretical junction temperature rise of 125 °C-placing TJ at 250 °C, which exceeds the absolute maximum rating. Therefore, real-world operation requires derating: at TA = 125 °C, safe continuous power is ~200 mW. The NLV37WZ04USG's low CPD (9–11 pF) inherently limits dynamic power, supporting safe operation in most buffered logic applications.
NLV37WZ04USG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 3
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Open Drain
- Current - Output High, Low:
- -, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NLV37WZ04USG FAQ
1.How can I place an order for NLV37WZ04USG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV37WZ04USG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV37WZ04USG reliable?
The price and inventory of NLV37WZ04USG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV37WZ04USG is usually 5 days.
3.What payment methods are accepted for NLV37WZ04USG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV37WZ04USG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV37WZ04USG?
NLV37WZ04USG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV37WZ04USG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV37WZ04USG?
For technical support, including NLV37WZ04USG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV37WZ04USG requirements.
6.How does Aetrix verify that NLV37WZ04USG is sourced from the original manufacturer or authorized distributors?
All NLV37WZ04USG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV37WZ04USG meets industry standards.
7.What is the process for return or replacement of NLV37WZ04USG?
All NLV37WZ04USG units undergo pre-shipment inspection (PSI). If there is an issue with NLV37WZ04USG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV37WZ04USG part is unused and in its original packaging.
Return procedure for NLV37WZ04USG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV37WZ04USG Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
