My Inquiry
My Account
onsemi NLV37WZ07USG
- Part No.:
- NLV37WZ07USG
- Manufacturer:
- onsemi
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NLV37WZ07USG.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V US8
- Quantity:
- Payment:
- Shipping:
Inventory:3,171
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV37WZ07USG from onsemi is a triple non-inverting buffer IC with open-drain outputs, designed for level-shifting and wired-OR logic applications in 1.65 V to 5.5 V systems. It delivers 2.1 ns typical propagation delay at 5 V, supports ±24 mA output drive at 3.0 V, and features IOFF partial power-down protection. It is used in I²C bus buffering, voltage-level translation between mixed-supply domains, and industrial control signal conditioning.
For engineers reviewing the NLV37WZ07USG datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain output compatibility with pull-up networks, overvoltage-tolerant inputs up to 5.5 V, guaranteed operation down to −55 °C, and AEC-Q100 qualification for automotive signal routing.
Technical Context
The NLV37WZ07USG implements three independent non-inverting buffers, each with an open-drain output stage enabling wired-OR connectivity and bidirectional voltage translation. Its IOFF circuitry isolates inputs and outputs when VCC = 0 V, preventing back-drive current during partial power-down sequences.
All inputs tolerate DC voltages up to 5.5 V regardless of VCC level (1.65–5.5 V), and output leakage remains ≤±0.5 µA in 3-state mode. Propagation delays are specified across four VCC ranges, with tPZL/tPLZ as low as 2.1 ns (typ) at 4.5–5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables interoperability across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains |
| tPD (Typ) | 2.1 ns at VCC = 5 V - supports high-speed digital signaling in timing-critical interfaces |
| IOFF Support | Active at VCC = 0 V - prevents current flow between powered and unpowered system sections |
| Input Overvoltage Tolerance | Up to 5.5 V - allows safe interfacing with higher-voltage peripherals without external clamping |
| IOL (Max) | 24 mA at VCC = 3.0 V - drives standard 3.3 V I²C bus loads and discrete LEDs directly |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive and industrial ambient environments |
| ESD Rating | HBM 2000 V, CDM 1000 V - meets robustness requirements for automated assembly and field deployment |
Pinout & Package
Package: US8 (Case 493), 8-pin ultra-small surface-mount package with 0.5 mm pitch and exposed pad not present. Dimensions: 2.1 mm × 2.0 mm × 0.55 mm (max).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A1) | Input of Buffer 1 | Accepts 1.65–5.5 V logic signals; no internal pull-up/pull-down |
| 2 (Y3) | Open-Drain Output of Buffer 3 | Sinks current only; requires external pull-up for HIGH state |
| 3 (A2) | Input of Buffer 2 | Electrically identical to A1; independent input path |
| 4 (GND) | Ground Reference | Primary return path for supply and signal currents; must be low-impedance |
| 5 (Y2) | Open-Drain Output of Buffer 2 | Compatible with I²C SDA/SCL, SMBus, and other wired-OR buses |
| 6 (A3) | Input of Buffer 3 | Supports same voltage and timing specs as A1 and A2 |
| 7 (Y1) | Open-Drain Output of Buffer 1 | Configurable as enable-controlled signal line in multi-drop systems |
| 8 (VCC) | Positive Supply | Supplies all three buffers; IOFF active when VCC = 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Triple Open-Drain Buffers | Enables independent control of three wired-OR nodes (e.g., I²C bus segments or interrupt lines) |
| IOFF Partial Power-Down | Prevents back-current injection into powered subsystems when VCC is off, simplifying power sequencing |
| Overvoltage-Tolerant Inputs | Eliminates need for external level-shifters when connecting 5 V sensors to 1.8 V microcontrollers |
| AEC-Q100 Qualified (Grade 1) | Validated for automotive applications including body control modules and ADAS sensor interfaces |
| Pb-Free, Halogen-Free, RoHS Compliant | Meets global environmental compliance mandates without performance trade-offs |
Applications
| I²C Bus Buffering | Voltage-Level Translation |
|---|---|
Use Scenario: Extending I²C bus length beyond 1 m while maintaining signal integrity and noise immunity across multiple slave devices. IC Role / Device Role / Timing Role: Acts as a repeater buffer on SDA and SCL lines, isolating capacitance and restoring rise/fall times using open-drain outputs. Use Value: Enables reliable communication at 400 kHz Fast Mode with up to 400 pF total bus capacitance, per NLV37WZ07USG's 2.1 ns tPD and 24 mA sink capability. | Use Scenario: Interfacing a 5 V analog sensor output to a 1.8 V ADC input in a battery-powered IoT node. IC Role / Device Role / Timing Role: Provides unidirectional level translation via open-drain output tied to 1.8 V pull-up, with 5.5 V-tolerant input accepting the sensor's full-scale swing. Use Value: Eliminates external MOSFET translators; supports rail-to-rail input (0–5 V) while driving 1.8 V logic thresholds with sub-10 ns delay variation. |
| Automotive Wake-Up Line Conditioning | Industrial PLC Input Signal Isolation |
Use Scenario: Conditioning wake-up signals from door-handle capacitive sensors to a low-power microcontroller in vehicle entry systems. IC Role / Device Role / Timing Role: Buffers and debounces wake pulses using open-drain output with configurable pull-up, operating across −40 °C to +105 °C ambient. Use Value: Leverages AEC-Q100 Grade 1 qualification and −55 °C to +125 °C operating range to ensure cold-cranking reliability and ESD robustness (2000 V HBM). | Use Scenario: Isolating 24 V DC field inputs from 3.3 V FPGA-based controller logic in programmable logic controllers. IC Role / Device Role / Timing Role: Serves as interface buffer between optocoupler output and FPGA GPIO, converting 24 V logic to 3.3 V-compatible open-drain signals. Use Value: Uses IOFF to block leakage when FPGA is powered down, preventing false triggers; supports 24 mA sink for direct LED status indication. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple open-drain buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC3G07DCUR | 3.3 V only VCC range (1.65–5.5 V not supported); no IOFF; lower ESD rating (HBM 2000 V same, but CDM 500 V vs. 1000 V) | Lacks AEC-Q100 qualification and −55 °C operation; unsuitable for automotive or extended-temp industrial use | Select only for commercial-grade 3.3 V systems where cost is prioritized over temperature/robustness margins |
| MC74VHC1GT07DTT1G | Single-channel only; same VCC range and open-drain architecture; IOFF supported; identical US8 package | Requires three separate placements for equivalent functionality; increases board area and BOM count | Choose when design flexibility demands per-channel enable control or when inventory already includes single-channel variants |
Compared with SN74LVC3G07DCUR and MC74VHC1GT07DTT1G, the NLV37WZ07USG uniquely combines triple-channel integration, −55 °C operation, AEC-Q100 qualification, and IOFF in one US8 package-reducing component count and improving thermal margin in space-constrained automotive and industrial designs.
Availability
NLV37WZ07USG is available at Aetrix Electronics and suitable for I²C bus extension, automotive wake-up signal conditioning, and industrial PLC input isolation requiring stable component supply and long-term lifecycle support.
Supply support for NLV37WZ07USG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor manufacturer specializing in energy-efficient technologies for automotive, industrial, cloud, medical, and IoT applications.
The NLV37WZ07USG belongs to onsemi's high-speed logic family targeting robust, low-power signal routing in mixed-voltage systems-designed specifically for automotive and industrial applications demanding wide temperature range, high ESD immunity, and partial power-down capability.
FAQ
What is the maximum operating temperature for the NLV37WZ07USG?
The NLV37WZ07USG is rated for operation from −55 °C to +125 °C. This full industrial and automotive temperature range is validated per AEC-Q100 Grade 1 requirements. The junction temperature limit is +150 °C, and thermal resistance (θJA) is 250 °C/W in the US8 package. Derating guidelines apply above +85 °C ambient, especially under sustained 24 mA output loading.
Does the NLV37WZ07USG support true bidirectional level shifting?
No, the NLV37WZ07USG does not support true bidirectional level shifting. It provides unidirectional signal buffering with open-drain outputs, meaning it can translate high-to-low voltage domains (e.g., 5 V input → 1.8 V output via pull-up) but cannot pass signals upstream without external circuitry. For bidirectional I²C translation, two NLV37WZ07USG devices or a dedicated bidirectional translator like NVT2008 is required.
Is the NLV37WZ07USG pin-compatible with the standard NL37WZ07?
Yes, the NLV37WZ07USG is pin-compatible with the NL37WZ07 in the US8 package. Both share identical pinout (A1/Y3/A2/GND/Y2/A3/Y1/VCC), electrical specifications, and functional behavior. The "V" prefix denotes enhanced automotive qualification (AEC-Q100 Grade 1), while the base NL37WZ07 is commercial-grade. No PCB layout changes are needed when upgrading to NLV37WZ07USG for automotive use.
What is the purpose of the IOFF feature in the NLV37WZ07USG?
IOFF in the NLV37WZ07USG disables input and output circuitry when VCC = 0 V, blocking current flow between powered and unpowered sections of a system. This prevents back-driving of inactive logic domains-critical in hot-swap, partial power-down, and modular system architectures. Measured IOFF leakage is ≤10 µA, ensuring minimal standby power impact in battery-operated equipment.
Can the NLV37WZ07USG drive standard I²C bus capacitance without external components?
Yes, the NLV37WZ07USG can drive standard I²C bus capacitance up to 400 pF when used with appropriate pull-up resistors (e.g., 2.2 kΩ to 3.3 V). Its 24 mA sink capability at 3.0 V and 2.1 ns typical propagation delay ensure fast rise/fall times and reliable 400 kHz Fast Mode operation. However, for buses exceeding 400 pF or requiring 1 MHz High-Speed Mode, additional buffering or active termination may be necessary.
NLV37WZ07USG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 3
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Open Drain
- Current - Output High, Low:
- -, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NLV37WZ07USG FAQ
1.How can I place an order for NLV37WZ07USG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV37WZ07USG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV37WZ07USG reliable?
The price and inventory of NLV37WZ07USG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV37WZ07USG is usually 5 days.
3.What payment methods are accepted for NLV37WZ07USG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV37WZ07USG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV37WZ07USG?
NLV37WZ07USG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV37WZ07USG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV37WZ07USG?
For technical support, including NLV37WZ07USG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV37WZ07USG requirements.
6.How does Aetrix verify that NLV37WZ07USG is sourced from the original manufacturer or authorized distributors?
All NLV37WZ07USG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV37WZ07USG meets industry standards.
7.What is the process for return or replacement of NLV37WZ07USG?
All NLV37WZ07USG units undergo pre-shipment inspection (PSI). If there is an issue with NLV37WZ07USG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV37WZ07USG part is unused and in its original packaging.
Return procedure for NLV37WZ07USG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV37WZ07USG Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
