My Inquiry
My Account
onsemi NLV74HC126ADR2G
- Part No.:
- NLV74HC126ADR2G
- Manufacturer:
- onsemi
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
NLV74HC126ADR2G.pdf
- Description:
- IC BUFFER NON-INVERT 6V 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,931
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV74HC126ADR2G from onsemi is a quad 3-state noninverting buffer IC with active-high output enables, designed for bus-oriented systems including memory address drivers and clock distribution. It operates from 2.0 V to 6.0 V, delivers ±35 mA output drive per pin, exhibits 15 LSTTL load capability, and supports industrial temperature range (–55 °C to +125 °C) in SOIC-14 package.
For engineers reviewing the NLV74HC126ADR2G datasheet, pinout, applications, or equivalent options, key selection criteria include its active-high enable logic, 3-state output compatibility with CMOS/NMOS/TTL loads, propagation delay ≤23 ns at 4.5 V, and AEC-Q100 qualification for automotive use cases requiring robust thermal and ESD performance.
Technical Context
The NLV74HC126ADR2G implements four independent noninverting buffer channels, each with a dedicated active-high output enable (OE) input controlling high-impedance state entry/exit. Its silicon-gate CMOS architecture ensures low input current (±0.1 µA max), high noise immunity, and JEDEC Std. 7A compliance.
Each channel features symmetrical tPLZ/tPZL ≤24 ns and tPHZ/tPZH ≤24 ns (at VCC = 4.5 V, TA = 25 °C), with output transition time ≤15 ns and input/output capacitance of 10 pF / 15 pF respectively - enabling clean signal integrity in high-speed bus switching applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 6.0 V - supports single-supply operation across legacy 3.3 V and 5 V systems without level-shifting. |
| Output Drive | ±35 mA per pin - directly drives 15 LSTTL loads or interfaces with NMOS/CMOS/TTL without external buffers. |
| Propagation Delay (A→Y) | ≤23 ns at 4.5 V - ensures timing-critical bus buffering meets sub-25 ns setup/hold margins in 20 MHz+ clock domains. |
| 3-State Leakage Current | ±10 µA max at 125 °C - maintains reliable high-impedance isolation during hot-swap or power-gating sequences. |
| Operating Temperature | –55 °C to +125 °C - qualified per AEC-Q100 Grade 1, suitable for under-hood automotive and industrial control environments. |
| ESD Withstand | >2000 V HBM - provides robust handling margin during PCB assembly and field service without additional protection circuitry. |
| Quiescent Supply Current | 160 µA max at 125 °C - enables low-power standby modes in battery-backed or energy-sensitive embedded systems. |
Pinout & Package
Package: SOIC-14 (Case 751A), 8.75 mm × 3.90 mm footprint, 1.75 mm height, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 10, 13 | Input A1–A4 | Noninverting data inputs; TTL/CMOS-compatible thresholds ensure interoperability with mixed-logic families. |
| 2, 5, 11, 14 | Output Enable OE1–OE4 | Active-high enables; assertion places corresponding Y output in high-impedance state - critical for bidirectional bus arbitration. |
| 3, 6, 12, 9 | Output Y1–Y4 | Buffered noninverting outputs; support 3-state control per channel for independent bus segment management. |
| 7 | GND | Ground reference for all I/O and supply pins; requires low-inductance connection to minimize ground bounce in multi-channel switching. |
| 14 | VCC | Positive supply rail; decoupling capacitor (0.1 µF ceramic) required within 5 mm for stable high-speed operation. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent 3-state buffers | Enables per-channel bus isolation - eliminates need for external multiplexers in multi-master memory or peripheral interfaces. |
| Active-high output enables | Differentiates from HC125A (active-low); simplifies interface with microcontroller GPIOs lacking inverted enable logic. |
| High noise immunity | CMOS input structure with hysteresis-like threshold stability prevents false triggering in electrically noisy automotive/industrial environments. |
| AEC-Q100 qualified | Validated for automotive Grade 1 operation (–40 °C to +125 °C ambient), including HTOL, TC, and ESD stress testing per JEDEC standards. |
| Pb-free and RoHS compliant | Meets global environmental regulations; compatible with lead-free reflow profiles (peak 260 °C, 10 s) per J-STD-020. |
Applications
| Automotive Body Control Module | Industrial PLC I/O Expansion |
|---|---|
|
Use Scenario: Isolating CAN transceiver TX/RX lines from microcontroller GPIOs during sleep mode while maintaining bus integrity. IC Role / Device Role / Timing Role: NLV74HC126ADR2G acts as a controlled signal gate, enabling/disabling physical layer connectivity without disrupting bus arbitration or causing signal contention. Use Value: Prevents back-driving of MCU pins during deep-sleep states, reduces system leakage current by >90% versus direct connection, and avoids bus lock-up during wake-up transitions. |
Use Scenario: Buffering and enabling/disabling analog-to-digital converter (ADC) channel select lines in modular sensor acquisition racks. IC Role / Device Role / Timing Role: NLV74HC126ADR2G serves as a digitally controlled analog switch driver, routing discrete enable signals to multiple ADCs without crosstalk or timing skew. Use Value: Enables synchronized sampling across 4 independent ADCs via shared OE control, eliminates timing jitter from GPIO fanout, and supports hot-plug detection via 3-state feedback monitoring. |
| Medical Diagnostic Imaging Interface | Telecom Baseband Signal Routing |
|
Use Scenario: Managing address/data bus handoff between FPGA-based image processor and flash memory subsystem in portable ultrasound units. IC Role / Device Role / Timing Role: NLV74HC126ADR2G functions as a direction-controlled bus isolator, preventing data corruption during FPGA configuration reload or memory refresh cycles. Use Value: Guarantees sub-25 ns propagation delay consistency across all 4 channels, eliminates bus contention during partial reconfiguration, and supports 100 k-cycle endurance in clinical deployment. |
Use Scenario: Selectively routing clock and data signals between baseband processor and RF front-end ICs in small-cell LTE infrastructure. IC Role / Device Role / Timing Role: NLV74HC126ADR2G provides channelized clock gating and signal conditioning for JESD204B lane alignment and synchronization pulses. Use Value: Maintains <15 ns output transition time to preserve signal edge fidelity, ensures <10 pF input capacitance to minimize clock loading, and enables dynamic lane disable without PLL relock delays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad 3-state noninverting buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74HC126ADR2G | Same die, identical electrical specs, but rated for –55 °C to +125 °C industrial range only (not AEC-Q100 qualified). | Lacks automotive qualification; unsuitable for under-hood or safety-critical modules requiring PPAP documentation. | Select MC74HC126ADR2G for cost-sensitive industrial designs where extended temperature validation is not required. |
| SN74LVC126APWR | 3.3 V only (1.65–3.6 V), lower propagation delay (≤5.5 ns @ 3.3 V), higher drive (±24 mA), but no AEC-Q100 certification. | Optimized for modern low-voltage FPGAs and SoCs; incompatible with 5 V legacy buses or automotive voltage rails. | Choose SN74LVC126APWR when interfacing with 3.3 V logic families and sub-10 ns timing budgets dominate over environmental ruggedness. |
Compared with MC74HC126ADR2G, NLV74HC126ADR2G adds AEC-Q100 qualification and tighter parametric screening for automotive use, while SN74LVC126APWR trades voltage flexibility and ruggedness for speed and integration density in compact 3.3 V systems.
Availability
NLV74HC126ADR2G is available at Aetrix Electronics and suitable for automotive body control modules, industrial PLC I/O expansion, medical diagnostic imaging interfaces, and telecom baseband signal routing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NLV74HC126ADR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLV74HC126ADR2G belongs to onsemi's high-reliability logic family, engineered specifically for automotive and industrial environments demanding extended temperature operation, AEC-Q100 compliance, and robust ESD/EMI resilience.
FAQ
What is the maximum operating voltage for NLV74HC126ADR2G?
The NLV74HC126ADR2G supports a DC supply voltage range of 2.0 V to 6.0 V. Operation above 6.0 V violates absolute maximum ratings and may cause permanent damage. At 6.0 V, VOH is guaranteed ≥5.9 V and VOL ≤0.1 V under specified load conditions, ensuring full logic swing compatibility with 5 V TTL and CMOS systems.
Does NLV74HC126ADR2G support hot-swap operation?
Yes, NLV74HC126ADR2G supports hot-swap operation due to its high-impedance 3-state outputs and ±10 µA max IOZ leakage at 125 °C. When OE is deasserted, outputs enter high-Z mode with minimal current draw, preventing bus contention during live insertion/removal - provided VCC sequencing follows recommended ramp rates (<1 V/ms) and local decoupling is implemented.
How does NLV74HC126ADR2G differ from standard MC74HC126A?
NLV74HC126ADR2G is the automotive-grade variant of MC74HC126A, featuring AEC-Q100 qualification (Grade 1), enhanced screening for temperature cycling and HTOL, and tighter parametric limits across –40 °C to +125 °C ambient. Electrically identical at room temperature, NLV74HC126ADR2G guarantees performance over full automotive temperature range with documented PPAP support.
Can NLV74HC126ADR2G drive 5 V TTL loads directly?
Yes, NLV74HC126ADR2G can directly drive 5 V TTL loads when operated at VCC = 5.0 V. Its output drive capability of ±35 mA per pin exceeds the 400 µA sink/source requirement of standard TTL, and VOH ≥4.4 V / VOL ≤0.26 V at 6 mA load satisfies TTL VIH/VIL thresholds. Pull-up resistors are unnecessary for LSTTL compatibility.
What is the thermal resistance (θJA) of NLV74HC126ADR2G in SOIC-14 package?
The junction-to-ambient thermal resistance (θJA) for NLV74HC126ADR2G in SOIC-14 package is 116 °C/W, measured on a standard FR4 board with minimum pad spacing and no airflow per JESD51-7. This value assumes 76 mm × 114 mm, 2-ounce copper traces; actual θJA improves with larger copper areas or forced convection cooling.
NLV74HC126ADR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 4
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
NLV74HC126ADR2G FAQ
1.How can I place an order for NLV74HC126ADR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV74HC126ADR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV74HC126ADR2G reliable?
The price and inventory of NLV74HC126ADR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV74HC126ADR2G is usually 5 days.
3.What payment methods are accepted for NLV74HC126ADR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV74HC126ADR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV74HC126ADR2G?
NLV74HC126ADR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV74HC126ADR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV74HC126ADR2G?
For technical support, including NLV74HC126ADR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV74HC126ADR2G requirements.
6.How does Aetrix verify that NLV74HC126ADR2G is sourced from the original manufacturer or authorized distributors?
All NLV74HC126ADR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV74HC126ADR2G meets industry standards.
7.What is the process for return or replacement of NLV74HC126ADR2G?
All NLV74HC126ADR2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV74HC126ADR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV74HC126ADR2G part is unused and in its original packaging.
Return procedure for NLV74HC126ADR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV74HC126ADR2G Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
