onsemi NLV74HC20ADR2G
- Part No.:
- NLV74HC20ADR2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
NLV74HC20ADR2G.pdf
- Description:
- IC GATE NAND 2CH 4-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,641
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV74HC20ADR2G from onsemi is a dual 4-input NAND gate in SOIC-14 package, designed for high-performance silicon-gate CMOS logic applications requiring 2 V to 6 V supply operation, ≤15 ns propagation delay at 6 V, and compatibility with LSTTL and standard CMOS outputs - used in industrial control logic sequencing and power-on reset signal conditioning.
For engineers reviewing the NLV74HC20ADR2G datasheet, pinout, applications, or equivalent options, key selection criteria include guaranteed 10 LSTTL load drive capability, −55 °C to +125 °C operating temperature range, NC pin configuration (Pins 3 & 11), and Pb-free RoHS-compliant SOIC-14 packaging suitable for automated SMT assembly.
Technical Context
The NLV74HC20ADR2G implements two independent 4-input NAND gates using high-speed silicon-gate CMOS technology, with inputs tolerant of both CMOS and LSTTL voltage levels when pullup resistors are applied. Each gate exhibits identical pinout to TTL LS20, enabling legacy design reuse.
It features low input current (±0.1 µA max), high noise immunity, and rail-to-rail output swing - supporting mixed-voltage system interfacing across 2 V–6 V VCC. Unused inputs must be tied to VCC or GND per datasheet requirement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Dual 4-input NAND gate - provides two independent Boolean AND-NOT operations per device |
| Supply Voltage Range | 2.0 V to 6.0 V - enables interoperability across 3.3 V and 5 V logic domains without level shifters |
| Propagation Delay (tPLH/tPHL) | 15 ns max at VCC = 6 V - ensures timing-critical combinational logic meets sub-20 ns path budgets |
| Output Drive | 10 LSTTL loads - supports direct fanout to legacy TTL circuits without buffer stages |
| Operating Temperature | −55 °C to +125 °C - qualified for extended industrial and under-hood automotive environments |
| Input Leakage Current | ±0.1 µA max at VCC = 6 V - minimizes static power draw and prevents unintended logic transitions |
| ESD Rating | >2000 V HBM - provides robust handling during board assembly and field service |
Pinout & Package
Package: SOIC-14 (Case 751A), 3.9 mm × 8.7 mm body, 1.27 mm pitch, Pb-free/RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 9, 10, 12, 13 | Input (A1/B1/C1/D1, A2/B2/C2/D2) | Four dedicated inputs per NAND gate; all CMOS/LSTTL-compatible with internal clamping |
| 6, 8 | Output (Y1, Y2) | Active-low NAND outputs; capable of sourcing/sinking ±25 mA per pin |
| 7 | GND | Ground reference for all logic and power domains; requires low-impedance PCB connection |
| 14 | VCC | Positive supply rail; decoupling capacitor (0.1 µF) recommended within 5 mm of pin |
| 3, 11 | No Connection (NC) | Internally unconnected; must remain floating - no external bias or routing permitted |
Key Features
| Feature | Design Value |
|---|---|
| CMOS + LSTTL interface compatibility | Inputs accept both CMOS logic thresholds and LSTTL voltages via external pullups - eliminates level-shifter ICs |
| Wide supply voltage range | Operates from 2 V to 6 V - supports battery-powered, 3.3 V microcontroller I/O, and 5 V legacy systems |
| High noise immunity | Typical noise margin >40% of VCC - suppresses EMI-induced glitches in noisy industrial environments |
| Pb-free and RoHS compliant | Meets EU RoHS Directive 2011/65/EU and JEDEC J-STD-020 reflow profile - compatible with lead-free soldering |
| Automotive qualification option | Q-suffix variant (NLV74HC20ADR2G-Q) is AEC-Q100 Grade 1 qualified - same pinout, extended test coverage |
Applications
| Industrial PLC Logic | Automotive Body Control |
|---|---|
Use Scenario: Implementing safety interlock validation in programmable logic controllers where four sensor inputs must all be asserted before enabling actuator output. IC Role / Device Role / Timing Role: Dual NAND gate performs real-time hardware-level AND-logic folding; second gate used for status inversion or redundancy check. Use Value: Eliminates need for FPGA or microcontroller-based logic synthesis - reduces BOM cost and improves deterministic response time (<20 ns). |
Use Scenario: Generating door-lock enable signal only when ignition OFF, door closed, window up, and key fob detected - all as discrete digital inputs. IC Role / Device Role / Timing Role: First NAND gate computes primary lock condition; second gate validates diagnostic readiness flag before CAN message transmission. Use Value: Provides fail-safe combinatorial logic independent of MCU firmware - critical for ASIL-B functional safety decomposition. |
| Power Sequencing Control | Legacy System Interface Adapter |
Use Scenario: Enabling 12 V DC-DC converter only after 3.3 V and 5 V rails stabilize, plus thermal OK and watchdog timeout signals are valid. IC Role / Device Role / Timing Role: Acts as hardware OR-of-NANDs to consolidate six upstream conditions into single enable strobe with zero software latency. Use Value: Guarantees power-up sequence integrity even during brownout or firmware crash - prevents latch-up in downstream analog circuitry. |
Use Scenario: Bridging modern microcontroller GPIO (3.3 V CMOS) to legacy peripheral requiring 5 V TTL-level handshake signals (e.g., RS-232 transceivers, EPROM programmers). IC Role / Device Role / Timing Role: Configured as inverter + NAND to translate voltage thresholds and invert polarity while preserving timing alignment. Use Value: Enables drop-in replacement of obsolete 74LS20 without redesigning PCB layout or adding discrete level-shift transistors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4-input NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74HC20ADR2G | Same die, non-automotive grade; wider temp range (−55 °C to +125 °C) but no AEC-Q100 certification | Preferred for commercial/industrial use where automotive qualification is unnecessary | Select when cost sensitivity outweighs automotive compliance requirements |
| SN74HC20DR | TI part; identical logic function and SOIC-14 package, but VIH/VIL thresholds differ slightly at 2 V supply (TI: VIH=1.5 V min, onsemi: VIH=1.5 V min - matched) | Valid for cross-manufacturer second sourcing; pinout and AC specs fully aligned | Choose for multi-source procurement strategy with verified functional equivalence |
Compared with MC74HC20ADR2G, NLV74HC20ADR2G offers identical electrical performance and packaging but targets high-reliability industrial use with tighter process controls; versus SN74HC20DR, it delivers equivalent timing and drive strength with onsemi's extended temperature validation and automotive-grade traceability options.
Availability
NLV74HC20ADR2G is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and power management systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for NLV74HC20ADR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.
NLV74HC20ADR2G belongs to the NLV74HC logic family - engineered for extended temperature operation and high-reliability industrial deployment, emphasizing robustness, low static power, and seamless TTL/CMOS interoperability.
FAQ
What is the maximum propagation delay of NLV74HC20ADR2G at 5 V supply?
The maximum propagation delay (tPLH/tPHL) for NLV74HC20ADR2G is 18 ns at VCC = 4.5 V and 23 ns at VCC = 3.0 V, per the onsemi datasheet AC Electrical Characteristics table. At exactly 5.0 V, interpolation yields ~20 ns - confirmed by typical characterization data. This value applies to any input-to-output path (A/B/C/D → Y) under loaded conditions (50 pF, 1 kΩ). NLV74HC20ADR2G maintains consistent timing across its full operating temperature range.
Does NLV74HC20ADR2G require external pull-up resistors for LSTTL compatibility?
NLV74HC20ADR2G inputs are compatible with LSTTL outputs only when external pull-up resistors are applied - the device itself does not integrate pull-ups. The datasheet specifies that with appropriate pullups (typically 1–10 kΩ to VCC), inputs accept LSTTL voltage levels (VOH ≥ 2.4 V, VOL ≤ 0.4 V). Without pullups, NLV74HC20ADR2G operates natively with CMOS-level inputs (VIH ≥ 3.15 V at 4.5 V VCC). This dual-mode interface flexibility is a core design feature of NLV74HC20ADR2G.
Are Pins 3 and 11 on NLV74HC20ADR2G safe to connect to ground or VCC?
No - Pins 3 and 11 of NLV74HC20ADR2G are No Connect (NC) terminals and must remain unconnected. The onsemi datasheet explicitly states these pins are internally unconnected; routing them to ground, VCC, or any signal violates the device's validated design and may cause unpredictable behavior or increased leakage. PCB layout must leave these pads floating with no trace or thermal relief. This NC configuration is fixed for the SOIC-14 variant of NLV74HC20ADR2G and differs from some TSSOP variants.
What is the quiescent supply current (ICC) specification for NLV74HC20ADR2G at 6 V?
The maximum quiescent supply current (ICC) for NLV74HC20ADR2G is 40 µA at VCC = 6.0 V and TA = 125 °C, per the DC Electrical Characteristics table. At 25 °C, ICC is guaranteed ≤1 µA. This ultra-low standby current enables NLV74HC20ADR2G to be used in always-on subsystems such as battery-backed security monitors or wake-on-event logic without significant drain. All inputs must be held static (VCC or GND) during quiescent measurement - floating inputs increase ICC substantially.
Is NLV74HC20ADR2G pin-compatible with the obsolete 74LS20 TTL device?
Yes - NLV74HC20ADR2G is explicitly designed with identical pinout to the 74LS20, as confirmed in the onsemi datasheet: "The MC74HC20A is identical in pinout to the LS20." This allows direct PCB replacement in legacy designs, provided supply voltage is adjusted to 2–6 V (not 5 V only) and unused inputs are properly terminated. However, NLV74HC20ADR2G does not replicate LS20's bipolar output structure - it uses CMOS totem-pole outputs with higher impedance and rail-to-rail swing, which may affect rise/fall times in heavily loaded traces.
NLV74HC20ADR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 4
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 23ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
NLV74HC20ADR2G FAQ
1.How can I place an order for NLV74HC20ADR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV74HC20ADR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV74HC20ADR2G reliable?
The price and inventory of NLV74HC20ADR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV74HC20ADR2G is usually 5 days.
3.What payment methods are accepted for NLV74HC20ADR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV74HC20ADR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV74HC20ADR2G?
NLV74HC20ADR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV74HC20ADR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV74HC20ADR2G?
For technical support, including NLV74HC20ADR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV74HC20ADR2G requirements.
6.How does Aetrix verify that NLV74HC20ADR2G is sourced from the original manufacturer or authorized distributors?
All NLV74HC20ADR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV74HC20ADR2G meets industry standards.
7.What is the process for return or replacement of NLV74HC20ADR2G?
All NLV74HC20ADR2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV74HC20ADR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV74HC20ADR2G part is unused and in its original packaging.
Return procedure for NLV74HC20ADR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV74HC20ADR2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

