onsemi NLV74HC589ADG
- Part No.:
- NLV74HC589ADG
- Manufacturer:
- onsemi
- Category:
- Shift Registers
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
NLV74HC589ADG.pdf
- Description:
- IC SHIFT REGISTR 8BIT 3ST 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,503
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV74HC589ADG from onsemi is an 8-bit serial/parallel-input, serial-output shift register with 3-state output, designed for bus-oriented digital systems. It integrates an 8-bit data latch and 8-bit shift register, operates from 2.0 V to 6.0 V, supports SPI interface compatibility, and delivers 15 LSTTL load drive capability.
For engineers reviewing the NLV74HC589ADG datasheet, pinout, applications, or equivalent options, this device serves as a configurable data serialization and parallel-to-serial conversion solution in microcontroller peripheral expansion, LED matrix control, and industrial I/O buffering where 3-state bus sharing is required.
Technical Context
The NLV74HC589ADG implements dual-stage logic: an edge-triggered 8-bit parallel data latch (loaded on rising Latch Clock) feeds into an 8-bit shift register (shifted on rising Shift Clock). Serial Shift/Parallel Load controls mode selection-high enables serial shifting, low enables parallel loading from the latch.
Its QH output is actively 3-state controlled by Output Enable (active-low), enabling direct connection to shared data buses. The device uses high-performance silicon-gate CMOS technology, ensuring compatibility with TTL, NMOS, and CMOS logic families across its full 2.0–6.0 V supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | 74HC - high-speed CMOS compatible with TTL input thresholds and drive strength |
| Supply Voltage Range | 2.0 V to 6.0 V - supports mixed-voltage system interfacing and battery-powered operation |
| Output Drive | 15 LSTTL loads - sufficient to drive standard TTL inputs without external buffers |
| Propagation Delay (max) | 30 ns at VCC = 6.0 V - enables reliable operation up to 35 MHz clock frequency |
| Input Leakage Current | ±1.0 µA at 6.0 V - ensures minimal power draw in high-impedance or standby states |
| 3-State Leakage (IOZ) | ±10 µA at 6.0 V - maintains clean bus isolation when output is disabled |
| Operating Temperature | −55 °C to +125 °C - qualified for automotive and extended industrial environments |
Pinout & Package
Package: SOIC-16 (Case 751B), 9.90 mm × 3.90 mm × 1.37 mm, 1.27 mm pitch, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A–H (Pins 15,1–7) | Parallel data inputs | Accept 8-bit parallel data latched on rising edge of Latch Clock; directly connect to MCU GPIO or sensor outputs |
| SA (Pin 14) | Serial data input | Feeds LSB-first serial data into shift register on rising Shift Clock when Serial Shift/Parallel Load = H |
| Serial Shift/Parallel Load (Pin 13) | Mode control input | Active-high selects serial shift mode; active-low enables parallel load from A–H to latch and shift register |
| Latch Clock (Pin 12) | Parallel load trigger | Rising edge captures stable A–H data into internal latch; asynchronous to shift operations |
| Shift Clock (Pin 11) | Serial shift trigger | Rising edge shifts SA into bit 0 and advances all bits; QH outputs current MSB (bit 7) |
| Output Enable (Pin 10) | 3-state output control | Active-low enables QH; high forces high-impedance state for bus contention avoidance |
| QH (Pin 9) | Serial data output | 3-state output of shift register stage H; connects directly to next device's SA or MCU MISO |
| VCC (Pin 16) | Positive supply | 2.0–6.0 V power rail; decoupling capacitor required near pin for noise immunity |
| GND (Pin 8) | Ground reference | Common return path for all logic and output currents; must be low-impedance |
Key Features
| Feature | Design Value |
|---|---|
| Configurable data path | Supports both parallel-load-then-serial-shift and continuous serial-in/serial-out modes via single control pin |
| SPI peripheral compatibility | Direct interface to standard SPI serial data ports on CMOS MCUs without level-shifting or protocol translation |
| Bus-oriented 3-state output | QH output disables to high impedance, enabling multi-device daisy-chaining or shared bus arbitration |
| Wide voltage operation | Functional across 2.0–6.0 V - allows use with 3.3 V MCUs, 5 V legacy peripherals, and 2.5 V low-power subsystems |
| High noise immunity | CMOS input structure provides >40% VCC noise margin - robust against EMI in industrial motor-control or power-conversion environments |
Applications
| LED Matrix Driver | Microcontroller I/O Expansion |
|---|---|
Use Scenario: Driving 8×8 monochrome LED displays using row/column scanning with limited MCU GPIO pins. IC Role / Device Role / Timing Role: Parallel loads column data from MCU, then serially shifts out row-select timing under SPI clock control. Use Value: Reduces required MCU pins from 16 to 4 (SA, SCLK, LOAD, OE), while maintaining real-time refresh rates up to 1 kHz. | Use Scenario: Adding 8-bit parallel input capability to an STM32 MCU with exhausted GPIO banks. IC Role / Device Role / Timing Role: Captures parallel sensor data on Latch Clock, then streams it serially to MCU SPI MISO via QH. Use Value: Enables synchronous sampling of 8-channel analog sensors (via external ADCs) without DMA or interrupt overhead. |
| Industrial Bus Interface | Legacy System Data Bridge |
Use Scenario: Interfacing a 5 V PLC backplane to a 3.3 V ARM-based controller over shared data lines. IC Role / Device Role / Timing Role: Buffers and level-translates parallel status signals, then serializes them for isolated UART or SPI transmission. Use Value: Eliminates need for discrete level shifters; 3-state OE allows dynamic bus ownership handoff between master and slave controllers. | Use Scenario: Replacing obsolete 74LS589 in retro-computing restoration projects requiring drop-in timing compatibility. IC Role / Device Role / Timing Role: Emulates identical pinout, function table, and AC timing (tPLH ≤ 30 ns @ 6 V) while reducing power consumption by >90%. Use Value: Maintains legacy board layout and firmware, yet lowers thermal load and extends system uptime in fanless enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit parallel-in/serial-out shift register applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74HC165PWR | 8-bit parallel-load shift register with complementary Q/Q̅ outputs; no 3-state output; different pinout (no OE, Q only) | Requires external tri-state buffer for bus sharing; lacks native output disable control | Select when 3-state output is unnecessary and PCB layout allows redesign for Q-only output routing |
| MC74HC165ADG | Same logic function and pin-compatible with NLV74HC589ADG except lacks Output Enable (Pin 10) and QH 3-state capability | Cannot drive shared buses directly; requires external bus transceiver for multi-device systems | Choose only if bus arbitration is handled externally and cost reduction outweighs design flexibility loss |
Compared with SN74HC165PWR and MC74HC165ADG, the NLV74HC589ADG uniquely integrates 3-state output control and dual-mode operation (serial shift vs. parallel load) in one SOIC-16 package, eliminating external components for bus-shared serial data acquisition.
Availability
NLV74HC589ADG is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and embedded display interfaces requiring stable component supply, long-term lifecycle support, and AEC-Q100-aligned reliability.
Supply support for NLV74HC589ADG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor manufacturer specializing in energy-efficient, high-reliability silicon solutions for automotive, industrial, cloud, and IoT applications.
The NLV74HC589ADG belongs to onsemi's HC logic family, engineered for robust operation in harsh environments with extended temperature range, low power consumption, and interoperability across mixed-voltage digital systems.
FAQ
What is the maximum operating frequency of the NLV74HC589ADG?
The NLV74HC589ADG supports a maximum clock frequency of 35 MHz at VCC = 6.0 V, as specified in the AC Electrical Characteristics table. At lower supply voltages (e.g., 3.0 V), the max frequency reduces to 24 MHz. These values assume 50% duty cycle and proper signal integrity - actual system-level timing must account for propagation delays, setup/hold times, and PCB trace effects. The NLV74HC589ADG datasheet defines fmax under standardized test conditions using CL = 50 pF and RL = 1 kΩ.
Does the NLV74HC589ADG support true bidirectional data flow?
No, the NLV74HC589ADG is unidirectional: it accepts parallel or serial data input and produces serial output only at QH. It does not support serial data input from QH or reverse shifting. Its architecture is strictly parallel-in/serial-out (PISO) with no feedback path or input capability on the QH pin. For bidirectional shift registers, consider devices such as the 74HC299 or 74HC194, which explicitly define dual-directional shift functionality.
Can the NLV74HC589ADG operate reliably at 2.0 V supply voltage?
Yes, the NLV74HC589ADG is fully specified down to 2.0 V supply voltage per the Recommended Operating Conditions table. At 2.0 V, it guarantees 6.0 MHz maximum clock frequency, 175 ns max propagation delay, and valid VIH/VIL thresholds (1.5 V and 0.5 V respectively). Input leakage remains ≤ ±1.0 µA, and output drive meets 15 LSTTL load capability. This makes the NLV74HC589ADG suitable for ultra-low-power battery-operated systems where 2.0–2.5 V operation is required.
How does the Serial Shift/Parallel Load pin affect internal register behavior in the NLV74HC589ADG?
In the NLV74HC589ADG, the Serial Shift/Parallel Load pin (Pin 13) determines functional mode: when low, it enables parallel loading of A–H data into both the latch and shift register simultaneously; when high, it enables serial shifting of SA data into the shift register while preserving latch contents. Critically, the pin does not gate the Latch Clock or Shift Clock - those remain active regardless of mode. This allows independent control of data capture and serialization timing, enabling pipelined operation where new parallel data is loaded while previous data is shifted out.
Is the NLV74HC589ADG pin-compatible with the standard MC74HC589ADG?
Yes, the NLV74HC589ADG is pin-compatible and functionally identical to the MC74HC589ADG, differing only in temperature grade and qualification: NLV denotes −55 °C to +125 °C operation with automotive-grade screening (AEC-Q100 qualified), whereas MC grade is rated for −40 °C to +85 °C. Both share identical SOIC-16 pinout, electrical specifications, timing behavior, and logic function - making NLV74HC589ADG a direct replacement in high-reliability or extended-temperature applications without PCB or firmware changes.
NLV74HC589ADG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Shift Register
- Output Type:
- Tri-State
- Number of Elements:
- 1
- Number of Bits per Element:
- 8
- Function:
- Parallel or Serial to Serial
- Voltage - Supply:
- 2V ~ 6V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
NLV74HC589ADG FAQ
1.How can I place an order for NLV74HC589ADG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV74HC589ADG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV74HC589ADG reliable?
The price and inventory of NLV74HC589ADG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV74HC589ADG is usually 5 days.
3.What payment methods are accepted for NLV74HC589ADG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV74HC589ADG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV74HC589ADG?
NLV74HC589ADG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV74HC589ADG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV74HC589ADG?
For technical support, including NLV74HC589ADG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV74HC589ADG requirements.
6.How does Aetrix verify that NLV74HC589ADG is sourced from the original manufacturer or authorized distributors?
All NLV74HC589ADG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV74HC589ADG meets industry standards.
7.What is the process for return or replacement of NLV74HC589ADG?
All NLV74HC589ADG units undergo pre-shipment inspection (PSI). If there is an issue with NLV74HC589ADG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV74HC589ADG part is unused and in its original packaging.
Return procedure for NLV74HC589ADG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV74HC589ADG Tags
-
SN74HC164DR
Texas Instruments
-
SN74HC595DR
Texas Instruments

-
74HC595PW,118
Nexperia USA Inc.
-
SN74HC165PWR
Texas Instruments

-
HEF4094BT,653
Nexperia USA Inc.

-
74HC595D,118
Nexperia USA Inc.
-
SN74HC595PWR
Texas Instruments

-
74HC165D,653
Nexperia USA Inc.
-
SN74LV165APWR
Texas Instruments

-
74HC595BQ,115
Nexperia USA Inc.

-
74HC165BQ,115
Nexperia USA Inc.
-
CD4094BPWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

