onsemi NLV74HC86ADTR2G
- Part No.:
- NLV74HC86ADTR2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
NLV74HC86ADTR2G.pdf
- Description:
- IC GATE XOR 4CH 2-INP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:111,397
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV74HC86ADTR2G from onsemi is a quad 2-input exclusive-OR (XOR) gate in TSSOP-14 package, operating across 2.0–6.0 V supply, delivering propagation delay as low as 17 ns at 6.0 V, output drive capability of 10 LSTTL loads, and input leakage current ≤±1.0 µA - used in digital logic arbitration, parity generation, and signal-level XOR mixing in industrial control interfaces.
For engineers reviewing the NLV74HC86ADTR2G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility (2.0–6.0 V), guaranteed propagation delay across temperature (−55°C to +125°C), CMOS/TTL input compatibility with pullup resistors, and Pb-free TSSOP-14 packaging for high-density PCB layouts.
Technical Context
The NLV74HC86ADTR2G implements four independent XOR gates using high-performance silicon-gate CMOS technology, with each gate realizing Y = A ⊕ B = AB̅ + ĀB logic. It features rail-to-rail input voltage tolerance (0 to VCC) and output swing within 0.1 V of rails under light load.
All inputs tolerate standard CMOS outputs natively and LSTTL outputs when externally pulled up; outputs directly interface to CMOS, NMOS, and TTL loads without level-shifting. The device meets JEDEC Std No. 7A and supports −55°C to +125°C operation with AEC-Q100 qualification for automotive-grade reliability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quad 2-input XOR gate (Y = A ⊕ B); enables parity checking, arithmetic carry control, and signal inversion select. |
| Supply Voltage Range | 2.0 V to 6.0 V - supports single-supply operation across battery-powered, 3.3 V, and 5 V systems without voltage translation. |
| Propagation Delay (tPLH/tPHL) | 17 ns max at VCC = 6.0 V, TA = 25°C - ensures timing-critical combinational logic paths meet sub-20 ns budget in synchronous designs. |
| Output Drive | 10 LSTTL loads - drives standard TTL fanout without buffer stages, simplifying inter-stage connectivity. |
| Input Leakage Current | ≤ ±1.0 µA at VCC = 6.0 V - minimizes standby power in always-on logic monitoring circuits. |
| Operating Temperature | −55°C to +125°C - qualified for under-hood automotive, industrial motor control, and outdoor embedded applications. |
| ESD Rating | >2000 V HBM - provides robust handling during automated assembly and field service without additional protection. |
Pinout & Package
TSSOP-14 (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, Pb-free, RoHS-compliant surface-mount package optimized for thermal performance (θJA = 150°C/W) and high-density routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5, 9, 10, 12, 13 | Input (A1/B1, A2/B2, A3/B3, A4/B4) | Dedicated XOR operand inputs; each pair feeds one gate; unused inputs must be tied to VCC or GND. |
| 3, 6, 8, 11 | Output (Y1–Y4) | CMOS-compatible push-pull outputs; capable of sourcing/sinking ≥2.4 mA while maintaining VOL ≤0.26 V at VCC = 4.5 V. |
| 7 | GND | Ground reference for all logic and power domains; requires low-impedance PCB plane connection. |
| 14 | VCC | Primary power supply pin; decoupling capacitor (0.1 µF ceramic) required within 5 mm for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input compatibility | Accepts 0–VCC logic levels natively; compatible with CMOS, NMOS, and LSTTL (with pullup) - eliminates level shifters in mixed-voltage systems. |
| Low quiescent current | ICC ≤ 40 µA at VCC = 6.0 V, TA = 125°C - enables use in ultra-low-power wake-up logic and battery-backed subsystems. |
| High noise immunity | CMOS threshold symmetry and >40% noise margin at VCC = 5 V - suppresses false triggering in electrically noisy industrial environments. |
| JEDEC Std No. 7A compliance | Meets industry-standard AC/DC parametric limits for HC logic - ensures interoperability with legacy LS and HC-family components. |
| AEC-Q100 Grade 1 qualification | Validated for automotive ambient temperatures (−40°C to +125°C) and stress testing - suitable for body electronics and ADAS sensor interface logic. |
Applications
| Industrial PLC Logic Modules | Automotive Body Control Units |
|---|---|
|
Use Scenario: Detecting mismatch between redundant sensor inputs in safety-critical ladder logic execution. IC Role / Device Role / Timing Role: XOR gate performing real-time bit-wise comparison of two 4-bit status words; output triggers fault latch on inequality. Use Value: Enables deterministic, zero-latency fault detection without microcontroller intervention - critical for SIL-2 compliant control loops. |
Use Scenario: Generating door lock/unlock command parity bits before transmission over LIN bus. IC Role / Device Role / Timing Role: Parity generator implementing even-parity encoding across 4-bit command fields using three XOR gates in cascade. Use Value: Adds hardware-level error detection with <10 ns added latency - improves LIN message integrity without firmware overhead. |
| Medical Infusion Pump UI | Smart Energy Meter Tamper Detection |
|
Use Scenario: Validating simultaneous press of dual safety buttons before enabling motor actuation. IC Role / Device Role / Timing Role: Dual-input XOR configured as active-high enable gate: output high only when buttons differ - prevents accidental activation. Use Value: Provides fail-safe mechanical interlock logic with no software dependency or reset delay - meets IEC 62304 Class C requirements. |
Use Scenario: Monitoring differential magnetic field sensor outputs to detect meter enclosure tampering. IC Role / Device Role / Timing Role: XOR comparator detecting phase inversion between two Hall-effect sensors mounted orthogonally. Use Value: Delivers sub-microsecond response to magnetic shunt attacks - enables immediate EEPROM lockdown before data corruption occurs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74HC86ADR2G | SOIC-14 package (7.5 mm × 5.3 mm), θJA = 116°C/W; identical electrical specs and pinout. | Better thermal dissipation in low-airflow enclosures; larger footprint unsuitable for space-constrained modules. | Select when board layout allows SOIC and thermal management prioritizes lower junction rise over density. |
| SN74LVC2G86DCUR | Dual XOR (not quad); 1.65–5.5 V supply; 3.5 ns tPD at 3.3 V; X2SON-8 package (1.5 mm × 1.5 mm). | Higher speed and smaller size but requires two devices for quad functionality; lacks −55°C rating. | Select for compact, high-speed 3.3 V-only designs where temperature range is limited to −40°C to +85°C. |
Compared with NLV74HC86ADTR2G, MC74HC86ADR2G offers superior thermal performance in SOIC but sacrifices board area efficiency, while SN74LVC2G86DCUR delivers faster switching in half-size packaging but requires duplication and lacks extended temperature support - making NLV74HC86ADTR2G optimal for automotive-grade, space-constrained, wide-temperature quad XOR needs.
Availability
NLV74HC86ADTR2G is available at Aetrix Electronics and suitable for industrial PLC logic modules, automotive body control units, and medical infusion pump UI requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for NLV74HC86ADTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient, high-reliability components for automotive, industrial, and cloud power applications.
NLV74HC86ADTR2G belongs to the NLV74HC logic family, engineered for extended temperature operation and automotive qualification - targeting robust, drop-in replacements for legacy HC logic in harsh-environment control systems.
FAQ
What logic family does NLV74HC86ADTR2G belong to, and how does it differ from standard 74HC86?
NLV74HC86ADTR2G is part of onsemi's NLV (Non-Legacy Vehicle) series - a variant of the 74HC logic family with enhanced automotive qualification (AEC-Q100 Grade 1), extended temperature range (−55°C to +125°C), and tighter process controls for zero-defect manufacturing. Unlike generic 74HC86, NLV74HC86ADTR2G undergoes additional stress screening and lot traceability per PPAP requirements, making it suitable for safety-critical automotive ECUs where standard HC parts are insufficient.
Can NLV74HC86ADTR2G interface directly with 3.3 V microcontrollers without level shifters?
Yes, NLV74HC86ADTR2G supports 2.0–6.0 V operation and has CMOS-compatible inputs that recognize 3.3 V logic high (VIH ≥ 2.1 V at VCC = 3.3 V) and low (VIL ≤ 0.9 V). Its outputs swing rail-to-rail, delivering ≥3.1 V high and ≤0.26 V low at 3.3 V supply - fully compatible with 3.3 V MCU GPIOs without external level translation.
What is the maximum clock frequency supported by NLV74HC86ADTR2G when used in toggle mode?
NLV74HC86ADTR2G is a combinational logic device with no internal clock; its usable toggle rate depends on propagation delay and system setup/hold timing. With tPD = 17 ns (max at 6.0 V), the theoretical maximum toggle frequency is ~29 MHz in ideal conditions. In practice, with board trace capacitance and load, sustained reliable operation is verified up to 20 MHz in 50 pF-loaded configurations per onsemi AC characterization.
Does NLV74HC86ADTR2G require external pull-up resistors for TTL input compatibility?
Yes - when interfacing with LSTTL outputs (e.g., 74LSxx), NLV74HC86ADTR2G inputs require external pull-up resistors (typically 10 kΩ to VCC) to ensure VIH exceeds 2.0 V minimum. Its native CMOS inputs do not source current, so passive pull-ups establish valid high-level recognition; no pull-ups are needed for standard CMOS or 74HCT-series drivers.
Is NLV74HC86ADTR2G pin-compatible with the obsolete 74LS86?
Yes, NLV74HC86ADTR2G is explicitly designed as a pinout-compatible replacement for 74LS86 (TTL quad XOR), sharing identical TSSOP-14 pin assignments and logic function. However, unlike LS86, it operates at lower power, supports wider voltage range, and provides higher noise immunity - enabling direct substitution in legacy designs with improved thermal and electrical margins.
NLV74HC86ADTR2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74HC
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 2V ~ 6V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Input Logic Level - Low:
- 0.5V ~ 1.8V
- Input Logic Level - High:
- 1.5V ~ 4.2V
- Max Propagation Delay @ V, Max CL:
- 26ns @ 6V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
NLV74HC86ADTR2G FAQ
1.How can I place an order for NLV74HC86ADTR2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV74HC86ADTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV74HC86ADTR2G reliable?
The price and inventory of NLV74HC86ADTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV74HC86ADTR2G is usually 5 days.
3.What payment methods are accepted for NLV74HC86ADTR2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV74HC86ADTR2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV74HC86ADTR2G?
NLV74HC86ADTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV74HC86ADTR2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV74HC86ADTR2G?
For technical support, including NLV74HC86ADTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV74HC86ADTR2G requirements.
6.How does Aetrix verify that NLV74HC86ADTR2G is sourced from the original manufacturer or authorized distributors?
All NLV74HC86ADTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV74HC86ADTR2G meets industry standards.
7.What is the process for return or replacement of NLV74HC86ADTR2G?
All NLV74HC86ADTR2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV74HC86ADTR2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV74HC86ADTR2G part is unused and in its original packaging.
Return procedure for NLV74HC86ADTR2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV74HC86ADTR2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

