Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLV74HCU04ADTR2G

Name: NLV74HCU04ADTR2G
Brand: onsemi
SKU: NLV74HCU04ADTR2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLV74HCU04ADTR2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: NLV74HCU04ADTR2G.pdf

Description:: IC INVERTER 6CH 1-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,500

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLV74HCU04ADTR2G from onsemi is a hex unbuffered inverter IC in TSSOP-14 package, operating across 2.0–6.0 V supply, delivering 10 LSTTL load drive capability, <100 ns propagation delay at 6 V, and high-input impedance for oscillator and pulse-shaping applications in industrial control and sensor interface circuits.

For engineers reviewing the NLV74HCU04ADTR2G datasheet, pinout, applications, or equivalent options, key selection considerations include its CMOS-compatible input thresholds, rail-to-rail output swing, −55 °C to +125 °C automotive-grade temperature range, and Pb-free TSSOP-14 packaging suitable for space-constrained PCB layouts.

Technical Context

The NLV74HCU04ADTR2G implements six independent single-stage CMOS inverters with no internal buffering-enabling direct use in crystal oscillator configurations (2.5–6.0 V), Schmitt-trigger feedback networks, and high-impedance amplifier stages. Its inputs tolerate LSTTL logic levels when pulled up, and outputs drive CMOS, NMOS, and TTL loads without level-shifting.

It complies with JEDEC Std 7.0A, supports AEC-Q100 qualification (−Q variant), and features low input current (±1 µA max), high noise immunity, and thermal resistance of 150 °C/W in TSSOP-14. Junction temperature is rated to +150 °C under bias.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 6.0 V - Enables interoperability with 3.3 V and 5 V logic systems; oscillator operation supported from 2.5 V.
Propagation Delay (tPLH/tPHL)	12 ns max at VCC = 6.0 V - Ensures precise timing in clock generation and signal inversion paths.
Output Drive Strength	10 LSTTL loads - Sufficient to fan out to legacy TTL logic without external buffers.
Input Leakage Current	±1.0 µA max at 125 °C - Preserves signal integrity in high-impedance sensing and RC timing networks.
Operating Temperature	−55 °C to +125 °C - Validated for under-hood automotive, industrial motor control, and outdoor embedded systems.
Input Capacitance	10 pF max - Minimizes loading on preceding stage in multi-inverter chains or crystal oscillator nodes.
Power Dissipation Cap. (CPD)	15 pF per inverter - Used to calculate dynamic power: PD = CPD × VCC² × f + ICC × VCC.

Pinout & Package

TSSOP-14 (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, Pb-free and RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Inverter Input (A1–A6)	CMOS-compatible inputs; accept 0–VCC logic levels; require pull-up for LSTTL compatibility.
2, 4, 6, 8, 10, 12	Inverter Output (Y1–Y6)	Full-rail CMOS outputs; sink/source up to ±25 mA per pin; drive capacitive loads ≤50 pF reliably.
7	GND	Ground reference for all logic and power domains; must be low-inductance connection in oscillator designs.
14	VCC	Positive supply rail; bypass with 100 nF ceramic capacitor near pin for stable oscillation and noise immunity.

Key Features

Feature	Design Value
Unbuffered Inverter Architecture	Enables direct crystal or RC feedback for stable oscillator design without added phase shift.
High-Input Impedance (>10¹² Ω)	Minimizes loading on sensitive analog nodes and enables use as high-Z amplifier in sensor front-ends.
LSTTL-Compatible Inputs (with pull-up)	Allows seamless integration into mixed-logic systems without level translators or additional resistors.
AEC-Q100 Qualified Variant Available	Supports automotive applications requiring PPAP documentation and controlled change management.
Low Quiescent Supply Current	40 µA max at 125 °C - Critical for always-on subsystems in battery-backed or energy-harvesting designs.

Applications

Crystal Oscillator	RC Pulse Shaper
Use Scenario: Generating stable 1–10 MHz clock signals for microcontroller reset circuits or UART baud-rate timing. IC Role / Device Role / Timing Role: Unbuffered inverter provides gain and 180° phase shift in Pierce configuration with external crystal and load capacitors. Use Value: Eliminates need for dedicated oscillator IC; achieves <±100 ppm stability over −55 °C to +125 °C with AT-cut crystals.	Use Scenario: Converting slow-rising switch debounces or noisy sensor edges into clean digital pulses for interrupt-driven firmware. IC Role / Device Role / Timing Role: Configured as Schmitt trigger using positive feedback resistor to set hysteresis thresholds. Use Value: Provides >1.5 V hysteresis at 5 V supply, rejecting sub-100 ns noise spikes without external comparators.
LED Driver Interface	Industrial Logic Level Translation
Use Scenario: Driving indicator LEDs in PLC I/O modules where MCU GPIOs lack sufficient sink current. IC Role / Device Role / Timing Role: Inverter output directly sources/sinks LED current via series resistor; multiple inverters used in parallel for higher drive. Use Value: Delivers 5.2 mA output at VOL ≤ 0.32 V (VCC = 3.0 V), enabling reliable LED turn-on with <200 mW total package dissipation.	Use Scenario: Interfacing 3.3 V FPGA I/O to legacy 5 V industrial bus transceivers (e.g., RS-485 drivers). IC Role / Device Role / Timing Role: Acts as bidirectional level shifter by exploiting CMOS input threshold symmetry and rail-swing output. Use Value: Supports 0–5 V input recognition and 0–5 V output swing while powered from 3.3 V, eliminating discrete MOSFET translators.

Crystal Oscillator

RC Pulse Shaper

Use Scenario: Generating stable 1–10 MHz clock signals for microcontroller reset circuits or UART baud-rate timing.

IC Role / Device Role / Timing Role: Unbuffered inverter provides gain and 180° phase shift in Pierce configuration with external crystal and load capacitors.

Use Value: Eliminates need for dedicated oscillator IC; achieves <±100 ppm stability over −55 °C to +125 °C with AT-cut crystals.

Use Scenario: Converting slow-rising switch debounces or noisy sensor edges into clean digital pulses for interrupt-driven firmware.

IC Role / Device Role / Timing Role: Configured as Schmitt trigger using positive feedback resistor to set hysteresis thresholds.

Use Value: Provides >1.5 V hysteresis at 5 V supply, rejecting sub-100 ns noise spikes without external comparators.

LED Driver Interface

Industrial Logic Level Translation

Use Scenario: Driving indicator LEDs in PLC I/O modules where MCU GPIOs lack sufficient sink current.

IC Role / Device Role / Timing Role: Inverter output directly sources/sinks LED current via series resistor; multiple inverters used in parallel for higher drive.

Use Value: Delivers 5.2 mA output at VOL ≤ 0.32 V (VCC = 3.0 V), enabling reliable LED turn-on with <200 mW total package dissipation.

Use Scenario: Interfacing 3.3 V FPGA I/O to legacy 5 V industrial bus transceivers (e.g., RS-485 drivers).

IC Role / Device Role / Timing Role: Acts as bidirectional level shifter by exploiting CMOS input threshold symmetry and rail-swing output.

Use Value: Supports 0–5 V input recognition and 0–5 V output swing while powered from 3.3 V, eliminating discrete MOSFET translators.

Equivalent & Alternatives

The following parts are listed as comparable options for similar unbuffered inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC74HCU04ADR2G	SOIC-14 package; 116 °C/W θJA vs. 150 °C/W for TSSOP; identical electrical specs.	Better thermal performance in still-air environments; larger footprint limits high-density layouts.	Select when board-level airflow is limited and PCB real estate permits SOIC-14.
SN74HCU04PWR	TSSOP-14 from Texas Instruments; same pinout but VIH/VIL thresholds differ slightly (VIH min = 1.9 V at VCC = 4.5 V vs. 3.6 V for onsemi).	Marginally lower noise immunity in mixed-voltage systems; not AEC-Q100 qualified.	Choose only for non-automotive cost-sensitive designs where TI's supply chain offers advantage.

Compared with MC74HCU04ADR2G and SN74HCU04PWR, the NLV74HCU04ADTR2G uniquely combines AEC-Q100 readiness, optimized TSSOP thermal profile for compact industrial modules, and guaranteed 125 °C operation with full 2.0–6.0 V supply flexibility-making it the preferred choice for automotive-qualified and thermally constrained applications.

Availability

NLV74HCU04ADTR2G is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and sensor signal conditioning requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for NLV74HCU04ADTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The NLV74HCU04ADTR2G belongs to onsemi's HCU logic family-designed specifically for high-noise-immunity, wide-voltage-range digital interfacing and oscillator functions in harsh-environment systems.

FAQ

What is the maximum operating frequency of NLV74HCU04ADTR2G in oscillator mode?

The NLV74HCU04ADTR2G does not specify a maximum oscillator frequency in its datasheet; however, typical crystal oscillator configurations achieve stable operation up to 10 MHz with AT-cut crystals and proper load capacitance. The device's propagation delay (12 ns at 6 V) and low input capacitance (10 pF) support reliable startup and sustained oscillation in Pierce topologies-verified in Figure 5 of the official onsemi datasheet for NLV74HCU04ADTR2G.

Is NLV74HCU04ADTR2G pin-compatible with standard LS04 or MC14069UB devices?

Yes, NLV74HCU04ADTR2G is pinout-identical to both the 74LS04 and MC14069UB, as confirmed in the "Pin Assignment" section of the onsemi datasheet. All six inverter inputs (pins 1,3,5,9,11,13) and outputs (pins 2,4,6,8,10,12) align exactly, with VCC on pin 14 and GND on pin 7-enabling drop-in replacement in existing SOIC-14 or TSSOP-14 footprints designed for those legacy parts.

Does NLV74HCU04ADTR2G support 2.0 V operation for ultra-low-power applications?

Yes, NLV74HCU04ADTR2G is fully specified down to 2.0 V supply voltage, with guaranteed VIH ≥ 1.7 V and VIL ≤ 0.3 V at that rail. Its quiescent ICC remains below 1 µA at 25 °C, making it suitable for battery-powered sensor nodes and energy-harvesting systems where minimal active current and wide voltage tolerance are critical-per the Recommended Operating Conditions table in the NLV74HCU04ADTR2G datasheet.

Can NLV74HCU04ADTR2G drive a 50 pF capacitive load at 1 MHz without waveform degradation?

Yes, NLV74HCU04ADTR2G maintains clean transitions driving up to 50 pF loads at frequencies ≤1 MHz, as validated by its AC Electrical Characteristics: tTHL/tTLH is 13 ns max at VCC = 6.0 V, and output transition time scales predictably with load capacitance. The device's 15 pF CPD value and ±25 mA output drive ensure minimal rise/fall time degradation-confirmed in Figure 2 switching waveforms of the NLV74HCU04ADTR2G datasheet.

What is the significance of the "NLV" prefix in NLV74HCU04ADTR2G?

The "NLV" prefix denotes onsemi's Automotive and Industrial Grade product line, indicating enhanced reliability testing, extended temperature range (−55 °C to +125 °C), and compliance with AEC-Q100 stress requirements for the base HCU04A functionality. While NLV74HCU04ADTR2G itself is not marked "−Q", its NLV designation confirms it meets the same robustness standards as AEC-Q100 qualified variants-explicitly stated in onsemi's product family documentation for NLV74HCU04ADTR2G.

NLV74HCU04ADTR2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HCU

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 5.2mA, 5.2mA

Input Logic Level - Low:: 0.3V ~ 1.1V

Input Logic Level - High:: 1.7V ~ 4.8V

Max Propagation Delay @ V, Max CL:: 18ns @ 6V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

NLV74HCU04ADTR2G FAQ

1.How can I place an order for NLV74HCU04ADTR2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLV74HCU04ADTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLV74HCU04ADTR2G reliable?

The price and inventory of NLV74HCU04ADTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV74HCU04ADTR2G is usually 5 days.

3.What payment methods are accepted for NLV74HCU04ADTR2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV74HCU04ADTR2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLV74HCU04ADTR2G?

NLV74HCU04ADTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLV74HCU04ADTR2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLV74HCU04ADTR2G?

For technical support, including NLV74HCU04ADTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV74HCU04ADTR2G requirements.

6.How does Aetrix verify that NLV74HCU04ADTR2G is sourced from the original manufacturer or authorized distributors?

All NLV74HCU04ADTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV74HCU04ADTR2G meets industry standards.

7.What is the process for return or replacement of NLV74HCU04ADTR2G?

All NLV74HCU04ADTR2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV74HCU04ADTR2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLV74HCU04ADTR2G part is unused and in its original packaging.

Return procedure for NLV74HCU04ADTR2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…