Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLV74LCX04DTR2G

Name: NLV74LCX04DTR2G
Brand: onsemi
SKU: NLV74LCX04DTR2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLV74LCX04DTR2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: NLV74LCX04DTR2G.pdf

Description:: IC INVERTER 6CH 1-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,500

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLV74LCX04DTR2G from onsemi is a low-voltage CMOS hex inverter operating from 1.65 V to 5.5 V supply, featuring 5 V-tolerant inputs, 24 mA balanced output sink/source capability at 3.0 V, near-zero static supply current (10 µA), and TSSOP-14 packaging - used for level-shifting and signal inversion in mixed-voltage digital systems such as industrial I/O interfaces and automotive body control modules.

For engineers reviewing the NLV74LCX04DTR2G datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, package mapping, functional role in voltage translation, and real-world substitution guidance - all grounded in onsemi's official MC74LCX04/D Rev. 11 datasheet.

Technical Context

The NLV74LCX04DTR2G implements six independent CMOS inverter stages with TTL-compatible input thresholds and rail-to-rail output swing. Its 5 V-tolerant inputs enable direct interfacing with legacy 5 V logic while powered from 1.65–5.5 V supplies - critical for mixed-supply board designs.

Each inverter exhibits matched propagation delays (tPLH/tPHL ≤ 5.2 ns at 3.3 V, −40°C to +125°C) and low dynamic switching noise (VOLP ≤ 0.8 V, VOLV ≥ −0.8 V), supporting clean signal integrity in high-speed digital control paths without external termination.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.65 V to 5.5 V - enables operation across LVTTL, LVCMOS, and mixed-voltage domains without level shifters.
Input Voltage Tolerance	−0.5 V to +6.5 V - allows safe connection to 5 V drivers even when VCC ≤ 5.0 V, eliminating input clamping diodes.
Output Drive Strength	±24 mA at 3.0 V - supports driving multiple LVTTL loads or moderate capacitive loads (≤50 pF) with fast edge rates.
Quiescent Supply Current	10 µA max - reduces standby power in battery-backed or always-on subsystems like CAN node wake-up logic.
Propagation Delay	≤5.2 ns at 3.3 V (−40°C to +125°C) - ensures deterministic timing in real-time control loops with sub-10 ns budget margins.
ESD Rating	HBM >2000 V - provides robustness against handling-induced transients in automated assembly and field service environments.
Operating Temperature	−40°C to +125°C - qualified for under-hood automotive and industrial motor drive applications per AEC-Q100.

Pinout & Package

TSSOP-14 (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm profile, lead-free, RoHS-compliant surface-mount package optimized for high-density PCB layouts and reflow compatibility.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Data Input (A0–A5)	CMOS/TTL-compatible inputs accepting 0–5.5 V; each must be tied to VCC or GND if unused to prevent floating states.
2, 4, 6, 8, 10, 12	Inverted Output (O0–O5)	Push-pull outputs delivering full rail-swing logic levels; capable of sourcing/sinking 24 mA at 3.0 V.
7	GND	Ground reference for all logic and power domains; requires low-impedance PCB plane connection for noise immunity.
14	VCC	Primary supply pin (1.65–5.5 V); decoupling capacitor (0.1 µF ceramic) required within 5 mm for stable switching performance.

Key Features

Feature	Design Value
5 V-tolerant inputs	Enables seamless interface between 3.3 V/2.5 V microcontrollers and legacy 5 V peripheral logic without external translators.
24 mA balanced drive	Eliminates need for buffer stages when driving multiple LVTTL inputs or small-signal relays in industrial PLC I/O modules.
10 µA quiescent current	Reduces system-level leakage by >95% vs. standard 74HC logic, extending battery life in remote sensor nodes.
AEC-Q100 qualified (−Q variant)	Validated for automotive applications including body electronics and infotainment power management where reliability is mission-critical.
Latchup immunity >100 mA	Prevents destructive latchup during transient overvoltage events in noisy industrial environments with shared ground returns.

Applications

Industrial Sensor Interface	Automotive Body Control
Use Scenario: Signal conditioning and polarity inversion for analog-to-digital converter (ADC) trigger lines and Hall-effect sensor outputs in programmable logic controllers. IC Role / Device Role / Timing Role: Hex inverter providing noise-immune signal inversion and level translation between 3.3 V FPGA I/O banks and 5 V sensor front-ends. Use Value: Eliminates discrete resistor networks and Schmitt triggers while maintaining <5.2 ns propagation delay for synchronized sampling windows.	Use Scenario: Driving LED status indicators, relay coils, and window motor control signals in door module ECUs. IC Role / Device Role / Timing Role: Logic-level translator and driver enabling 3.3 V MCU GPIOs to safely switch 5 V loads via open-collector or push-pull configurations. Use Value: 5 V-tolerant inputs tolerate back-EMF spikes from inductive loads; 24 mA drive strength directly energizes 12 V/20 mA indicator LEDs without external transistors.
Low-Power IoT Node	Mixed-Voltage Communication Bridge
Use Scenario: Wake-up signal generation and reset line inversion in battery-powered environmental monitoring nodes with ultra-low sleep current budgets. IC Role / Device Role / Timing Role: Inverter-based oscillator and reset pulse shaper operating from 1.8 V supply with sub-10 µA quiescent draw. Use Value: Near-zero ICC (10 µA max) preserves battery capacity over multi-year deployments; wide VCC range supports aging battery voltage decay down to 1.65 V.	Use Scenario: Bidirectional voltage translation between 2.5 V USB PHY and 3.3 V host processor in embedded USB device controllers. IC Role / Device Role / Timing Role: Unidirectional level shifter for control signals (e.g., USB suspend/resume) requiring precise timing and glitch-free transitions. Use Value: Matched tPLH/tPHL delays ensure setup/hold timing compliance; 5 V tolerance prevents damage during hot-plug events with 5 V-capable USB hosts.

Industrial Sensor Interface

Automotive Body Control

Use Scenario: Signal conditioning and polarity inversion for analog-to-digital converter (ADC) trigger lines and Hall-effect sensor outputs in programmable logic controllers.

IC Role / Device Role / Timing Role: Hex inverter providing noise-immune signal inversion and level translation between 3.3 V FPGA I/O banks and 5 V sensor front-ends.

Use Value: Eliminates discrete resistor networks and Schmitt triggers while maintaining <5.2 ns propagation delay for synchronized sampling windows.

Use Scenario: Driving LED status indicators, relay coils, and window motor control signals in door module ECUs.

IC Role / Device Role / Timing Role: Logic-level translator and driver enabling 3.3 V MCU GPIOs to safely switch 5 V loads via open-collector or push-pull configurations.

Use Value: 5 V-tolerant inputs tolerate back-EMF spikes from inductive loads; 24 mA drive strength directly energizes 12 V/20 mA indicator LEDs without external transistors.

Low-Power IoT Node

Mixed-Voltage Communication Bridge

Use Scenario: Wake-up signal generation and reset line inversion in battery-powered environmental monitoring nodes with ultra-low sleep current budgets.

IC Role / Device Role / Timing Role: Inverter-based oscillator and reset pulse shaper operating from 1.8 V supply with sub-10 µA quiescent draw.

Use Value: Near-zero ICC (10 µA max) preserves battery capacity over multi-year deployments; wide VCC range supports aging battery voltage decay down to 1.65 V.

Use Scenario: Bidirectional voltage translation between 2.5 V USB PHY and 3.3 V host processor in embedded USB device controllers.

IC Role / Device Role / Timing Role: Unidirectional level shifter for control signals (e.g., USB suspend/resume) requiring precise timing and glitch-free transitions.

Use Value: Matched tPLH/tPHL delays ensure setup/hold timing compliance; 5 V tolerance prevents damage during hot-plug events with 5 V-capable USB hosts.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC04APWR	Lower max VCC (3.6 V), no 5 V input tolerance; 24 mA drive at 3.3 V, but VIH/VIL thresholds fixed for 3.3 V only.	Suitable only in pure 3.3 V systems; cannot interface with 5 V peripherals without external protection.	Select when cost sensitivity outweighs mixed-voltage flexibility and board space permits additional level-shifting components.
74AHC04PW,118	Wider VCC range (2–5.5 V), but inputs not 5 V tolerant above VCC; higher ICC (100 µA typical) and slower propagation (≤8.5 ns at 3.3 V).	Better for high-noise environments due to higher noise margin, but unsuitable for 5 V-to-3.3 V translation without series resistors.	Choose when absolute ESD robustness (>4 kV HBM) and rail-to-rail output swing are prioritized over low-power operation and 5 V tolerance.

Compared with SN74LVC04APWR and 74AHC04PW,118, the NLV74LCX04DTR2G uniquely combines 5 V input tolerance, 10 µA quiescent current, and AEC-Q100 qualification - making it the only option among the three for automotive-grade mixed-voltage signal inversion without added protection circuitry.

Availability

NLV74LCX04DTR2G is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control units, low-power IoT nodes, and mixed-voltage communication bridges requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for NLV74LCX04DTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The NLV74LCX04DTR2G belongs to onsemi's LCX logic family - designed specifically for low-voltage, high-speed, mixed-supply digital interfacing with emphasis on 5 V tolerance, ultra-low power, and automotive reliability.

FAQ

What is the maximum input voltage rating for NLV74LCX04DTR2G?

The NLV74LCX04DTR2G supports DC input voltages from −0.5 V to +6.5 V, independent of VCC. This 5 V-tolerant input specification allows safe interfacing with 5 V TTL logic even when powered from as low as 1.65 V, eliminating the need for external clamping diodes or level translators in mixed-voltage designs.

Does NLV74LCX04DTR2G support operation at 1.8 V supply?

Yes, NLV74LCX04DTR2G is fully specified for operation at 1.65 V to 5.5 V, including 1.8 V. At 1.8 V, it delivers guaranteed VIH/VIL thresholds (0.65 × VCC), propagation delay ≤10 ns, and 24 mA drive capability - making it suitable for ultra-low-voltage microcontroller I/O expansion and battery-constrained applications.

Is NLV74LCX04DTR2G pin-compatible with standard 74HC04 devices?

No, NLV74LCX04DTR2G uses the same 14-pin TSSOP layout as industry-standard hex inverters, but its electrical behavior differs significantly: it features 5 V-tolerant inputs, lower VCC minimum (1.65 V vs. 2 V), and higher drive strength (24 mA vs. 4 mA at 3.3 V). Pinout matches standard 74xx04 logic, but design validation is required for drop-in replacement.

What is the thermal resistance (θJA) of NLV74LCX04DTR2G in TSSOP-14 package?

The NLV74LCX04DTR2G in TSSOP-14 (Case 948G) has a junction-to-ambient thermal resistance (θJA) of 150°C/W under JEDEC JESD51-7 conditions (76 mm × 114 mm, 2-oz copper, still air). This value assumes standard PCB layout practices; actual thermal performance improves with enhanced copper pour and thermal vias beneath the exposed pad area.

Can NLV74LCX04DTR2G be used in automotive applications?

Yes - the NLV74LCX04DTR2G is rated for −40°C to +125°C operation and meets AEC-Q100 Grade 1 requirements when ordered as the −Q variant (e.g., NLV74LCX04DTR2G-Q). While the base NLV74LCX04DTR2G shares identical silicon and packaging, automotive qualification requires explicit −Q suffix ordering and PPAP documentation from onsemi.

NLV74LCX04DTR2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74LCX

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 6

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 2V ~ 5.5V

Current - Quiescent (Max):: 10 µA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.7V ~ 2V

Max Propagation Delay @ V, Max CL:: 5.2ns @ 3.3V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

NLV74LCX04DTR2G FAQ

1.How can I place an order for NLV74LCX04DTR2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLV74LCX04DTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLV74LCX04DTR2G reliable?

The price and inventory of NLV74LCX04DTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV74LCX04DTR2G is usually 5 days.

3.What payment methods are accepted for NLV74LCX04DTR2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV74LCX04DTR2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLV74LCX04DTR2G?

NLV74LCX04DTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLV74LCX04DTR2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLV74LCX04DTR2G?

For technical support, including NLV74LCX04DTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV74LCX04DTR2G requirements.

6.How does Aetrix verify that NLV74LCX04DTR2G is sourced from the original manufacturer or authorized distributors?

All NLV74LCX04DTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV74LCX04DTR2G meets industry standards.

7.What is the process for return or replacement of NLV74LCX04DTR2G?

All NLV74LCX04DTR2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV74LCX04DTR2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLV74LCX04DTR2G part is unused and in its original packaging.

Return procedure for NLV74LCX04DTR2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…