Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLV74VHC02DTR2G

Name: NLV74VHC02DTR2G
Brand: onsemi
SKU: NLV74VHC02DTR2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLV74VHC02DTR2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-TSSOP (0.173", 4.40mm Width)

Datasheet:: NLV74VHC02DTR2G.pdf

Description:: IC GATE NOR 4CH 2-INP 14TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,500

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLV74VHC02DTR2G from onsemi is a quad 2-input NOR gate IC in TSSOP-14 package, operating from 2.0 V to 5.5 V supply, delivering 3.6 ns typical propagation delay at 5.0 V and full 5.0 V CMOS-level output swing. It enables level translation between 3.3 V and 5.0 V logic domains in industrial control interfaces and embedded microcontroller peripheral logic.

For engineers reviewing the NLV74VHC02DTR2G datasheet, pinout, applications, or equivalent options, key selection criteria include input voltage compatibility (CMOS-level), output drive capability (±8 mA), noise immunity (28% VCC), latchup robustness (>100 mA), and automotive-grade qualification status.

Technical Context

The NLV74VHC02DTR2G implements four independent NOR gates using silicon-gate CMOS technology with three-stage internal circuitry including buffered outputs for high noise immunity and stable switching. Its inputs tolerate up to 5.5 V, enabling safe interfacing of 3 V systems to 5 V buses without external clamping.

It features power-down protection on all inputs and supports operation across −55°C to +125°C ambient temperature. The device is Pb-free, halogen-free/BFR-free, and RoHS compliant, with ESD robustness >2000 V HBM and latchup performance exceeding 100 mA per JEDEC JESD78 Class II.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input NOR gate - provides four independent Boolean OR-NOT operations per package.
Supply Voltage Range	2.0 V to 5.5 V - supports mixed-voltage system integration including 3.3 V and 5.0 V domains.
Propagation Delay	3.6 ns (typ) at VCC = 5.0 V, CL = 15 pF - enables high-speed digital signal routing in timing-critical logic paths.
Output Drive	±8 mA at VCC = 4.5 V - sufficient to drive multiple standard CMOS loads or one TTL input without buffering.
Noise Immunity	VNIH = VNIL = 28% VCC - ensures reliable switching under noisy PCB conditions with ≥1.4 V noise margin at 5.0 V.
Input Voltage Tolerance	−0.5 V to +6.5 V - allows safe connection to overvoltage or hot-swap nodes without damage.
Operating Temperature	−55°C to +125°C - qualified for under-hood automotive, industrial motor control, and outdoor equipment applications.

Pinout & Package

TSSOP-14 (Case 948G), 4.9 mm × 4.4 mm × 1.2 mm body, 0.65 mm pitch, Pb-free, RoHS-compliant surface-mount package.

Pin/Terminal	Circuit Role	Design Meaning
1	A1 (Input)	First input of Gate 1 - must be tied to VCC or GND if unused to prevent floating node instability.
2	B1 (Input)	Second input of Gate 1 - forms NOR function Y1 = NOT(A1 OR B1).
3	Y1 (Output)	Active-low output of Gate 1 - drives logic low when either A1 or B1 is high.
4	A2 (Input)	First input of Gate 2 - electrically isolated from other gates; shares no internal nodes.
5	B2 (Input)	Second input of Gate 2 - supports independent logic evaluation alongside Gate 1.
6	Y2 (Output)	Active-low output of Gate 2 - provides rail-to-rail CMOS swing (0 V to VCC).
7	GND	Ground reference - must be low-impedance connection to minimize ground bounce during switching.
8	Y3 (Output)	Active-low output of Gate 3 - capable of sourcing/sinking ±8 mA while maintaining VOL ≤ 0.44 V.
9	A3 (Input)	First input of Gate 3 - compatible with 3.3 V and 5.0 V logic levels simultaneously.
10	B3 (Input)	Second input of Gate 3 - tolerant of input transients up to 6.5 V without latchup.
11	Y4 (Output)	Active-low output of Gate 4 - fully specified for dynamic noise (VOLP ≤ 0.8 V) at 50 pF load.
12	A4 (Input)	First input of Gate 4 - internally protected against ESD per Human Body Model >2000 V.
13	B4 (Input)	Second input of Gate 4 - supports same DC/AC specs as Pins 1–2 and 4–5.
14	VCC	Positive supply - decoupling capacitor (0.1 µF ceramic) required within 5 mm of this pin.

Key Features

Feature	Design Value
High-speed CMOS architecture	3.6 ns propagation delay at 5.0 V matches bipolar TTL speed while retaining CMOS power efficiency.
Full 5.0 V output swing	VOH ≥ 4.4 V and VOL ≤ 0.1 V at VCC = 4.5 V enable direct interface to legacy 5 V logic without level shifters.
Input overvoltage tolerance	Inputs withstand −0.5 V to +6.5 V regardless of VCC state - critical for hot-swap and battery-backup systems.
Power-down input protection	Inputs remain high-impedance and non-latching when VCC = 0 V - prevents backfeeding into powered subsystems.
Automotive qualification	AEC-Q100 Grade 1 qualified (−40°C to +125°C junction) with PPAP capability for automotive ECUs and ADAS modules.

Applications

Industrial PLC I/O Expansion	Automotive Body Control Module
Use Scenario: Adding discrete logic to extend GPIO count on a microcontroller in a programmable logic controller rack. IC Role / Device Role / Timing Role: NOR gate performs active-low enable decoding for relay driver arrays and sensor multiplexing. Use Value: Enables deterministic 3.6 ns response time for emergency stop signal conditioning without FPGA overhead.	Use Scenario: Implementing door lock/unlock arbitration logic in a vehicle body control unit with mixed 3.3 V MCU and 5 V solenoid drivers. IC Role / Device Role / Timing Role: Level-translating NOR gate resolves conflicting unlock requests from multiple switches before driving 5 V latching relays. Use Value: Eliminates need for discrete MOSFET level shifters while maintaining AEC-Q100 compliance and 125°C operation.
Medical Infusion Pump Logic	Test Equipment Signal Conditioning
Use Scenario: Generating interlock signals that disable pump motor if air-in-line or occlusion sensors activate simultaneously. IC Role / Device Role / Timing Role: Quad NOR implements fail-safe NAND-equivalent logic (via De Morgan) for redundant safety path validation. Use Value: Provides certified <10 ns worst-case propagation delay margin for ISO 62304 Class C software-controlled medical devices.	Use Scenario: Glitch suppression and signal synchronization in automated test equipment handling TTL and CMOS stimulus patterns. IC Role / Device Role / Timing Role: NOR gate debounces switch inputs and synchronizes asynchronous trigger edges to system clock domain. Use Value: Achieves 28% VCC noise margin and <0.8 V dynamic output noise (VOLP), ensuring measurement integrity in 100 MHz+ test fixtures.

Industrial PLC I/O Expansion

Automotive Body Control Module

Use Scenario: Adding discrete logic to extend GPIO count on a microcontroller in a programmable logic controller rack.

IC Role / Device Role / Timing Role: NOR gate performs active-low enable decoding for relay driver arrays and sensor multiplexing.

Use Value: Enables deterministic 3.6 ns response time for emergency stop signal conditioning without FPGA overhead.

Use Scenario: Implementing door lock/unlock arbitration logic in a vehicle body control unit with mixed 3.3 V MCU and 5 V solenoid drivers.

IC Role / Device Role / Timing Role: Level-translating NOR gate resolves conflicting unlock requests from multiple switches before driving 5 V latching relays.

Use Value: Eliminates need for discrete MOSFET level shifters while maintaining AEC-Q100 compliance and 125°C operation.

Medical Infusion Pump Logic

Test Equipment Signal Conditioning

Use Scenario: Generating interlock signals that disable pump motor if air-in-line or occlusion sensors activate simultaneously.

IC Role / Device Role / Timing Role: Quad NOR implements fail-safe NAND-equivalent logic (via De Morgan) for redundant safety path validation.

Use Value: Provides certified <10 ns worst-case propagation delay margin for ISO 62304 Class C software-controlled medical devices.

Use Scenario: Glitch suppression and signal synchronization in automated test equipment handling TTL and CMOS stimulus patterns.

IC Role / Device Role / Timing Role: NOR gate debounces switch inputs and synchronizes asynchronous trigger edges to system clock domain.

Use Value: Achieves 28% VCC noise margin and <0.8 V dynamic output noise (VOLP), ensuring measurement integrity in 100 MHz+ test fixtures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC74VHC02DR2G	SOIC-14 package (7.5 mm × 5.0 mm); identical electrical specs and pinout; higher thermal resistance (116°C/W vs 150°C/W).	Suitable for through-hole prototyping or legacy board designs requiring SOIC footprint.	Select when board layout lacks space for TSSOP reflow or requires manual soldering compatibility.
SN74LVC02APWR	TSSOP-14; 1.65–5.5 V supply; 3.9 ns tPD at 3.3 V; TTL-compatible inputs only (VIH = 2.0 V min); not AEC-Q100 qualified.	Optimized for low-voltage portable electronics; lacks automotive qualification and extended temperature support.	Choose for cost-sensitive consumer applications where −40°C to +85°C range suffices and 5 V tolerance is unnecessary.

Compared with MC74VHC02DR2G, NLV74VHC02DTR2G offers 25% smaller PCB area and better thermal performance in dense layouts; versus SN74LVC02APWR, it provides guaranteed 5.5 V input tolerance and AEC-Q100 Grade 1 certification for mission-critical systems.

Availability

NLV74VHC02DTR2G is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and medical device manufacturing requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant logic ICs.

Supply support for NLV74VHC02DTR2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Nasdaq: ON) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The NLV74VHC02DTR2G belongs to onsemi's VHC logic family, engineered for high-speed, low-power, mixed-voltage interoperability in harsh-environment embedded systems demanding reliability beyond commercial grade.

FAQ

What is the maximum operating temperature range for NLV74VHC02DTR2G?

The NLV74VHC02DTR2G is rated for operation from −55°C to +125°C ambient temperature, meeting AEC-Q100 Grade 1 requirements. This extended range ensures functional reliability in under-hood automotive environments, industrial motor drives, and outdoor telecom infrastructure where thermal stress exceeds commercial-grade limits. The NLV74VHC02DTR2G maintains full DC and AC specifications across this entire range without derating.

Does NLV74VHC02DTR2G support 3.3 V to 5 V level translation?

Yes, NLV74VHC02DTR2G supports bidirectional level translation between 3.3 V and 5 V domains. Its CMOS-compatible inputs accept logic-high thresholds down to 1.5 V (at VCC = 2.0 V) and up to VCC × 0.7, while its outputs deliver full rail-to-rail swing (0 V to VCC). When powered at 5.0 V, it accepts 3.3 V inputs and drives 5.0 V outputs - making NLV74VHC02DTR2G ideal for interfacing modern low-voltage MCUs with legacy 5 V peripherals.

Is NLV74VHC02DTR2G pin-compatible with standard 74-series NOR gates?

Yes, NLV74VHC02DTR2G is functionally and pin-compatible with industry-standard 74HC02 and 74LS02 devices in TSSOP-14 packaging. Pin assignments match the JEDEC-standard 14-pin dual-in-line layout: inputs A1/B1–A4/B4 and outputs Y1–Y4 occupy identical positions, with VCC on Pin 14 and GND on Pin 7. This allows drop-in replacement in existing designs without PCB modification, provided thermal and voltage constraints are verified.

What is the quiescent supply current of NLV74VHC02DTR2G at 25°C?

The maximum quiescent supply current (ICC) for NLV74VHC02DTR2G is 2.0 µA at TA = 25°C and VCC = 5.5 V, per the datasheet's DC Electrical Characteristics table. This ultra-low static power enables use in always-on subsystems such as automotive wake-up logic or battery-backed security monitors. Actual ICC remains below 20 µA across the full −55°C to +125°C range, confirming robust low-power behavior in NLV74VHC02DTR2G.

How does NLV74VHC02DTR2G handle unused inputs?

Unused inputs on NLV74VHC02DTR2G must be tied to a valid logic level - either VCC or GND - to prevent floating nodes that cause increased power consumption, oscillation, or ESD susceptibility. The datasheet explicitly states: "Unused inputs must always be tied to an appropriate logic voltage level." Leaving inputs unconnected violates absolute maximum ratings and may compromise noise immunity or long-term reliability. This requirement applies identically across all four gates in NLV74VHC02DTR2G.

NLV74VHC02DTR2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74VHC

Package/Case:: 14-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 5.5V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 7.5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 14-TSSOP

NLV74VHC02DTR2G FAQ

1.How can I place an order for NLV74VHC02DTR2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLV74VHC02DTR2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLV74VHC02DTR2G reliable?

The price and inventory of NLV74VHC02DTR2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV74VHC02DTR2G is usually 5 days.

3.What payment methods are accepted for NLV74VHC02DTR2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV74VHC02DTR2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLV74VHC02DTR2G?

NLV74VHC02DTR2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLV74VHC02DTR2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLV74VHC02DTR2G?

For technical support, including NLV74VHC02DTR2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV74VHC02DTR2G requirements.

6.How does Aetrix verify that NLV74VHC02DTR2G is sourced from the original manufacturer or authorized distributors?

All NLV74VHC02DTR2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV74VHC02DTR2G meets industry standards.

7.What is the process for return or replacement of NLV74VHC02DTR2G?

All NLV74VHC02DTR2G units undergo pre-shipment inspection (PSI). If there is an issue with NLV74VHC02DTR2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLV74VHC02DTR2G part is unused and in its original packaging.

Return procedure for NLV74VHC02DTR2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…