onsemi NLV74VHC1G01DFT1G
- Part No.:
- NLV74VHC1G01DFT1G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- SC-70, SOT-323
- Datasheet:
-
NLV74VHC1G01DFT1G.pdf
- Description:
- IC GATE NAND 1CH 2-INP SC70-3
- Quantity:
- Payment:

- Shipping:

Inventory:2,975
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLV74VHC1G01DFT1G from onsemi is a single 2-input NAND gate with open-drain output, designed for level-shifting and wired-OR logic in mixed-voltage systems. It operates from 2.0 V to 5.5 V, delivers 3.5 ns propagation delay at 5 V (typ), supports 8 mA output drive at 3.0 V, and features over-voltage tolerant inputs/outputs up to 5.5 V - enabling reliable interfacing between 3 V and 5 V domains in industrial control I/O modules.
For engineers reviewing the NLV74VHC1G01DFT1G datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with I²C bus pull-up networks, IOFF partial power-down protection for hot-swap subsystems, and AEC-Q100 qualification for automotive body electronics integration.
Technical Context
This device implements standard CMOS NAND logic with an open-drain output stage, requiring external pull-up for high-level assertion. Its input structure tolerates voltages up to 5.5 V independent of VCC, allowing safe connection to higher-voltage signal sources even when powered at 2.0 V.
The IOFF feature disables input/output leakage paths when VCC = 0 V, preventing back-powering of inactive rails during partial power-down sequences. Propagation delays are specified across −55 °C to +125 °C and support both 15 pF and 50 pF load conditions per JEDEC AC test standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - enables direct use in 3.3 V and 5 V systems without level translators |
| tPD (typ) | 3.5 ns at 5 V - supports >100 MHz toggle rates in low-load digital control paths |
| IOH/IOL | ±8 mA at 3.0 V - sufficient to drive multiple CMOS inputs or small LED indicators |
| Input Voltage Tolerance | −0.5 V to +5.5 V - allows interfacing with 5 V logic while VCC = 3.3 V or 2.5 V |
| IOFF Support | Active at VCC = 0 V - prevents current leakage into powered-down supply domains |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive and industrial ambient environments |
| Package | SC-88A (SOT-353) - 1.25 mm × 2.1 mm footprint ideal for space-constrained PCB layouts |
Pinout & Package
Package: SC-88A (SOT-353), 5-pin surface-mount package with 0.65 mm pitch, JEDEC-compliant outline, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | B | Second NAND input; CMOS-threshold compatible; over-voltage tolerant to 5.5 V |
| 2 | A | First NAND input; identical electrical behavior to Pin 1 |
| 3 | GND | Ground reference for all internal circuitry and ESD protection structures |
| 4 | Y | Open-drain output; requires external pull-up; supports wired-OR and I²C-compatible bus operation |
| 5 | VCC | Positive supply rail; powers internal logic and enables IOFF control when at 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Over-Voltage Tolerant I/O | Inputs and outputs withstand −0.5 V to +5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-rail designs |
| IOFF Partial Power-Down | Blocks current flow through inputs/outputs when VCC = 0 V - prevents backfeeding and ensures system-level power sequencing integrity |
| Open-Drain Output | Enables wired-OR logic, I²C bus compatibility, and flexible pull-up voltage selection (e.g., 1.8 V, 3.3 V, or 5 V) |
| AEC-Q100 Qualified | Qualified to Grade 1 (−40 °C to +125 °C) with PPAP capability - suitable for automotive body control modules and lighting drivers |
| Pb-Free & RoHS Compliant | Meets J-STD-609 Category 1 moisture sensitivity and UL 94 V-0 flammability requirements - supports lead-free reflow assembly |
Applications
| Industrial Sensor Interface | I²C Bus Level Shifter |
|---|---|
|
Use Scenario: Interfacing 5 V analog sensor outputs to a 3.3 V microcontroller ADC input with digital enable/control signaling. IC Role / Device Role / Timing Role: NAND gate configured as active-low enable buffer; open-drain output drives optocoupler input with 5 V pull-up. Use Value: Eliminates discrete level-shifting transistors; over-voltage tolerance protects MCU GPIO from 5 V transients during sensor wake-up. |
Use Scenario: Extending I²C bus segments between 3.3 V master and 5 V slave devices across separate PCB sections. IC Role / Device Role / Timing Role: Open-drain NAND used as bidirectional bus repeater with separate pull-ups on each side. Use Value: Maintains I²C timing compliance (tPD ≤ 3.5 ns at 5 V) while isolating voltage domains - no additional direction-control logic required. |
| Automotive Body Control | Hot-Swap Power Sequencing |
|
Use Scenario: Driving LED status indicators from a 12 V–regulated 5 V domain while MCU operates at 3.3 V. IC Role / Device Role / Timing Role: NAND gate with one input tied high acts as inverting driver; open-drain Y sinks LED current via 5 V pull-up. Use Value: AEC-Q100 qualification ensures reliability in cabin temperature cycling; IOFF prevents back-current when 3.3 V rail powers down before 5 V rail. |
Use Scenario: Enabling/disabling peripheral power rails during live insertion of modular subassemblies in telecom line cards. IC Role / Device Role / Timing Role: NAND gate controls gate of high-side PMOS switch; inputs monitor insertion detect and system ready signals. Use Value: Over-voltage tolerant inputs accept 5 V hot-plug detection signals while VCC = 0 V; IOFF blocks leakage until main rail stabilizes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NAND gate with open-drain applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74VHC1G01DBVT1G | Identical logic function and specs, but in SC-74A (SOT-23-5) package - 3.0 mm × 1.5 mm vs. SC-88A's 2.1 mm × 1.25 mm | Requires PCB layout change due to larger footprint and different pin 1 marking orientation | Select when board space permits larger package or existing SC-74A footprint reuse is prioritized |
| SN74LVC1G01DBVR | TTL-compatible inputs (VIH = 2.0 V min at 3.3 V), lower ICC (max 10 µA), but no IOFF or AEC-Q100 qualification | Lacks partial power-down protection and automotive qualification - unsuitable for hot-swap or under-hood use | Prefer for cost-sensitive consumer applications where IOFF and extended temperature range are not required |
Compared with NLV74VHC1G01DFT1G, MC74VHC1G01DBVT1G offers identical electrical performance in a mechanically distinct package, while SN74LVC1G01DBVR trades automotive robustness and IOFF for lower static current and broader commercial temperature support.
Availability
NLV74VHC1G01DFT1G is available at Aetrix Electronics and suitable for industrial sensor interface, automotive body control, I²C bus extension, and hot-swap power sequencing requiring stable component supply across extended temperature and automotive-grade lifecycle commitments.
Supply support for NLV74VHC1G01DFT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
NLV74VHC1G01DFT1G belongs to the VHC logic family - engineered for high-speed, low-power, mixed-voltage interoperability in harsh-environment embedded systems.
FAQ
What is the logic function and output type of NLV74VHC1G01DFT1G?
NLV74VHC1G01DFT1G implements a standard 2-input NAND logic function with an open-drain output stage. Its truth table shows Y = LOW only when both A and B are HIGH; otherwise, Y is in high-impedance state. This requires an external pull-up resistor to assert HIGH, enabling wired-OR configurations and I²C bus compatibility. The open-drain architecture is confirmed in the datasheet's logic symbol, pinout diagram, and DC output characteristics table.
Does NLV74VHC1G01DFT1G support mixed-voltage interfacing, and how is this achieved?
Yes, NLV74VHC1G01DFT1G supports mixed-voltage interfacing via over-voltage tolerant inputs and outputs rated from −0.5 V to +5.5 V, independent of VCC. This allows connecting 5 V signal sources directly to its inputs while operating at 2.0 V–3.3 V, and driving 5 V pull-up networks from its open-drain output. The feature is validated in the Maximum Ratings and Recommended Operating Conditions tables, and explicitly cited in the datasheet's "interface 5 V circuits to 3 V circuits" application note.
Is NLV74VHC1G01DFT1G qualified for automotive applications?
Yes, NLV74VHC1G01DFT1G is AEC-Q100 qualified (Grade 1: −40 °C to +125 °C) and PPAP capable, as stated in the datasheet's Features section and Ordering Information footnote. The "−Q" suffix variant (e.g., NLV74VHC1G01DFT1G−Q) denotes automotive-specific site and control change requirements. Standard NLV74VHC1G01DFT1G shares the same die and qualification - confirmed by identical parametric limits, thermal resistance values, and operating temperature ranges across both variants.
What is the purpose and behavior of IOFF in NLV74VHC1G01DFT1G?
IOFF in NLV74VHC1G01DFT1G disables input and output leakage paths when VCC = 0 V, preventing current from flowing into or out of the device during partial power-down states. This protects powered-down supply domains from being back-fed by active signals on A, B, or Y pins. The datasheet specifies IOFF leakage ≤10 µA at 0 V VCC and confirms functionality in both DC Electrical Characteristics tables and the Technical Context description of "partial power down protection."
Which package does NLV74VHC1G01DFT1G use, and what are its mechanical identifiers?
NLV74VHC1G01DFT1G uses the SC-88A package (also known as SOT-353), case number 419A, with 5 pins and 0.65 mm pitch. Its dimensions are 2.1 mm × 1.25 mm × 0.95 mm (L × W × H), and it carries the "DF" suffix per onsemi's ordering nomenclature. The package is documented in the Mechanical Case Outline section (Issue M, 11 APR 2023) and confirmed in the Ordering Information table where NLV74VHC1G01DFT1G maps to SC-88A with "V0" specific device code and "Q2" pin 1 orientation.
NLV74VHC1G01DFT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- SC-70, SOT-323
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- Open Drain
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- 0.5V ~ 1.65V
- Input Logic Level - High:
- 1.5V ~ 3.85V
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-3
NLV74VHC1G01DFT1G FAQ
1.How can I place an order for NLV74VHC1G01DFT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLV74VHC1G01DFT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLV74VHC1G01DFT1G reliable?
The price and inventory of NLV74VHC1G01DFT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLV74VHC1G01DFT1G is usually 5 days.
3.What payment methods are accepted for NLV74VHC1G01DFT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLV74VHC1G01DFT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLV74VHC1G01DFT1G?
NLV74VHC1G01DFT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLV74VHC1G01DFT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLV74VHC1G01DFT1G?
For technical support, including NLV74VHC1G01DFT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLV74VHC1G01DFT1G requirements.
6.How does Aetrix verify that NLV74VHC1G01DFT1G is sourced from the original manufacturer or authorized distributors?
All NLV74VHC1G01DFT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLV74VHC1G01DFT1G meets industry standards.
7.What is the process for return or replacement of NLV74VHC1G01DFT1G?
All NLV74VHC1G01DFT1G units undergo pre-shipment inspection (PSI). If there is an issue with NLV74VHC1G01DFT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLV74VHC1G01DFT1G part is unused and in its original packaging.
Return procedure for NLV74VHC1G01DFT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLV74VHC1G01DFT1G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

