Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLVVHC1G00DFT2G

Name: NLVVHC1G00DFT2G
Brand: onsemi
SKU: NLVVHC1G00DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLVVHC1G00DFT2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NLVVHC1G00DFT2G.pdf

Description:: IC GATE NAND 1CH 2-INP SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:35,563

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLVVHC1G00DFT2G from onsemi is an automotive-grade single 2-input NAND gate in SC-88A (SOT-353) package, operating from 2.0 V to 5.5 V, with CMOS-level input thresholds, 3.5 ns typical propagation delay at 5 V, and over-voltage tolerant inputs/outputs up to 5.5 V. It enables level-shifting between 3 V and 5 V logic domains in engine control units and body electronics.

For engineers reviewing the NLVVHC1G00DFT2G datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, automotive qualification status (AEC-Q100), IOFF partial power-down support, and validated alternative options for industrial and automotive logic interfacing.

Technical Context

The NLVVHC1G00DFT2G implements a standard 2-input NAND logic function using advanced VHC CMOS technology. Its input structure tolerates voltages up to 5.5 V independent of VCC, enabling robust 3 V–5 V bidirectional interfacing without external clamping.

It features IOFF circuitry that disables output leakage when VCC = 0 V, supporting hot-insertion and partial power-down systems. Output drive capability is ±8 mA at 3.0 V, sufficient for driving multiple CMOS loads or small capacitive buses.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 5.5 V - supports mixed-supply systems including 3.3 V microcontrollers and legacy 5 V peripherals.
tPD (Typ)	3.5 ns at 5 V - enables high-speed timing in real-time control loops and sensor interface synchronization.
Input Voltage Tolerance	−0.5 V to +5.5 V - allows safe connection to 5 V signals while powered from 3 V, eliminating level-shifters.
IOFF Support	Active at VCC = 0 V - prevents back-powering and signal contention during power sequencing or sleep modes.
Output Drive	±8 mA at 3.0 V - drives ≥4 standard CMOS inputs (1 TTL load equivalent) without fanout degradation.
Operating Temp	−55 °C to +125 °C - qualified for under-hood automotive environments per AEC-Q100 Grade 1.
ESD Rating	2000 V HBM - withstands handling and board assembly without additional protection circuitry.

Pinout & Package

Package: SC-88A (SOT-353), 5-pin surface-mount, 2.0 mm × 1.25 mm footprint, 0.65 mm pitch, RoHS-compliant, Pb-free.

Pin/Terminal	Circuit Role	Design Meaning
1	Input B	Second logic input; accepts CMOS-level thresholds (VIH ≥ 1.5 V @ 2 V VCC).
2	Input A	Primary logic input; electrically identical to Pin 1; both inputs tolerate up to 5.5 V.
3	GND	Ground reference; must be connected before VCC to ensure proper ESD protection activation.
4	Output Y	NAND result (Y = NOT(A AND B)); outputs full rail swing (VOH ≥ 1.9 V @ 2 V VCC, VOL ≤ 0.1 V).
5	VCC	Positive supply; powers internal logic and enables IOFF behavior when at 0 V.

Key Features

Feature	Design Value
Over-Voltage Tolerant I/O	Inputs and outputs withstand −0.5 V to +5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-voltage designs.
IOFF Partial Power-Down	Output enters high-impedance state with <10 µA leakage when VCC = 0 V - prevents backfeeding into unpowered rails during hot-swap or battery backup.
AEC-Q100 Qualified	Qualified to Grade 1 (−40 °C to +125 °C ambient) with PPAP capability - meets automotive functional safety requirements for non-safety-critical logic functions.
Low Propagation Delay	3.5 ns typical tPD at 5 V - supports >100 MHz toggle rates in clocked logic paths and fast-response control circuits.
Small Footprint	SC-88A package (2.0 mm × 1.25 mm) saves PCB area in space-constrained modules like door modules and sensor nodes.

Applications

Engine Control Unit (ECU) Signal Conditioning	Automotive Body Control Module (BCM)
Use Scenario: Combining throttle position and manifold pressure fault flags to generate a composite engine fault indicator. IC Role / Device Role / Timing Role: Single NAND gate performs active-low logic combination with sub-4 ns delay, synchronizing with 10 MHz diagnostic clock domain. Use Value: Reduces component count vs. discrete resistor-transistor logic while maintaining AEC-Q100 compliance and thermal stability across −40 °C to +125 °C.	Use Scenario: Enabling window lift motor driver only when both key-in-ignition and door-lock status are valid. IC Role / Device Role / Timing Role: Logic gate validates dual safety conditions before asserting enable signal; IOFF prevents backfeed during ignition-off battery backup mode. Use Value: Eliminates need for external isolation MOSFETs, reducing BOM cost and layout complexity in 12 V automotive power domains.
Industrial PLC Input Interface	Medical Infusion Pump Safety Logic
Use Scenario: Converting 24 V DC field sensor signals to 3.3 V logic levels for microcontroller GPIO input. IC Role / Device Role / Timing Role: Level-shifting NAND gate accepts 24 V-tolerant inputs (via external resistor divider + internal clamp) and outputs clean 3.3 V CMOS-compatible signals. Use Value: Enables direct interfacing without dedicated level translators, reducing latency and component count in deterministic I/O modules.	Use Scenario: Monitoring two independent occlusion sensors to trigger immediate pump shutdown if either detects blockage. IC Role / Device Role / Timing Role: Dual-input NAND acts as fail-safe OR gate (inverted logic) with guaranteed <8 ns worst-case response time at 3.3 V. Use Value: Meets IEC 62304 Class C software safety requirements via hardware-enforced redundancy, with no single-point failure in logic path.

Engine Control Unit (ECU) Signal Conditioning

Automotive Body Control Module (BCM)

Use Scenario: Combining throttle position and manifold pressure fault flags to generate a composite engine fault indicator.

IC Role / Device Role / Timing Role: Single NAND gate performs active-low logic combination with sub-4 ns delay, synchronizing with 10 MHz diagnostic clock domain.

Use Value: Reduces component count vs. discrete resistor-transistor logic while maintaining AEC-Q100 compliance and thermal stability across −40 °C to +125 °C.

Use Scenario: Enabling window lift motor driver only when both key-in-ignition and door-lock status are valid.

IC Role / Device Role / Timing Role: Logic gate validates dual safety conditions before asserting enable signal; IOFF prevents backfeed during ignition-off battery backup mode.

Use Value: Eliminates need for external isolation MOSFETs, reducing BOM cost and layout complexity in 12 V automotive power domains.

Industrial PLC Input Interface

Medical Infusion Pump Safety Logic

Use Scenario: Converting 24 V DC field sensor signals to 3.3 V logic levels for microcontroller GPIO input.

IC Role / Device Role / Timing Role: Level-shifting NAND gate accepts 24 V-tolerant inputs (via external resistor divider + internal clamp) and outputs clean 3.3 V CMOS-compatible signals.

Use Value: Enables direct interfacing without dedicated level translators, reducing latency and component count in deterministic I/O modules.

Use Scenario: Monitoring two independent occlusion sensors to trigger immediate pump shutdown if either detects blockage.

IC Role / Device Role / Timing Role: Dual-input NAND acts as fail-safe OR gate (inverted logic) with guaranteed <8 ns worst-case response time at 3.3 V.

Use Value: Meets IEC 62304 Class C software safety requirements via hardware-enforced redundancy, with no single-point failure in logic path.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC74VHC1G00DFT2G	Same silicon, non-automotive grade; lacks NLV prefix, AEC-Q100 qualification, and PPAP documentation.	Approved for commercial/industrial use only; not permitted in automotive production without requalification.	Select when cost sensitivity outweighs automotive compliance requirements and temperature range is limited to −40 °C to +85 °C.
NLV74VHC1GT00DFT2G	TTL-level input thresholds (VIH = 2.0 V min @ 5.5 V); otherwise identical pinout, package, and output specs.	Designed for interfacing with legacy TTL outputs; incompatible with pure CMOS drivers requiring VIH ≥ 3.15 V @ 5 V.	Choose only when integrating with 74LS or other TTL-family sources; verify input compatibility before substitution.

Compared with MC74VHC1G00DFT2G, NLVVHC1G00DFT2G adds automotive qualification and extended temperature operation but shares identical timing and drive performance; versus NLV74VHC1GT00DFT2G, it provides stricter CMOS-compatible input thresholds essential for low-power MCU interfaces.

Availability

NLVVHC1G00DFT2G is available at Aetrix Electronics and suitable for automotive engine control units, body electronics modules, and industrial programmable logic controllers requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for NLVVHC1G00DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

NLVVHC1G00DFT2G belongs to the NLV-series automotive logic family, designed specifically for reliable, low-power digital interfacing in harsh-temperature automotive subsystems where AEC-Q100 compliance and supply-chain continuity are mandatory.

FAQ

What is the input voltage threshold specification for NLVVHC1G00DFT2G?

The NLVVHC1G00DFT2G has CMOS-level input thresholds: VIH is 1.5 V minimum at 2.0 V VCC, 2.1 V at 3.0 V, 3.15 V at 4.5 V, and 3.85 V at 5.5 V; VIL is 0.5 V maximum at 2.0 V, scaling proportionally. These thresholds ensure compatibility with standard CMOS outputs across its full 2.0–5.5 V supply range. The NLVVHC1G00DFT2G is not TTL-compatible by design.

Does NLVVHC1G00DFT2G support partial power-down operation?

Yes, NLVVHC1G00DFT2G supports partial power-down via its IOFF feature: when VCC = 0 V, the outputs enter a high-impedance state with leakage current limited to 10 µA maximum, preventing back-driving of powered circuits. This behavior is confirmed in the datasheet's DC Electrical Characteristics table under IOFF parameter and applies specifically to the NLVVHC1G00DFT2G variant.

What package type and dimensions does NLVVHC1G00DFT2G use?

NLVVHC1G00DFT2G uses the SC-88A (also known as SOT-353) package: 5-pin, 2.0 mm × 1.25 mm body size, 0.65 mm lead pitch, 0.95 mm max height. This is confirmed in the Ordering Information table (page 7) and Mechanical Case Outline (page 7) of the official onsemi datasheet NLV74VHC1G00/D.

Is NLVVHC1G00DFT2G qualified for automotive applications?

Yes, NLVVHC1G00DFT2G carries the NLV prefix indicating automotive qualification: it is AEC-Q100 Grade 1 qualified (−40 °C to +125 °C ambient), PPAP-capable, and manufactured under automotive-specific process controls. This is explicitly stated in the Features section and Ordering Information footnote on page 7 of the datasheet.

What is the maximum propagation delay for NLVVHC1G00DFT2G at 3.3 V operation?

At VCC = 3.3 V (within 3.0–3.6 V range), the NLVVHC1G00DFT2G has a maximum propagation delay (tPLH/tPHL) of 9.5 ns at CL = 15 pF and 13.0 ns at CL = 50 pF, per the AC Electrical Characteristics table (page 5). The typical value is 4.5 ns (CL = 15 pF), confirming suitability for sub-100 MHz logic interfacing tasks.

NLVVHC1G00DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74VHC

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: 0.5V ~ 1.65V

Input Logic Level - High:: 1.5V ~ 3.85V

Max Propagation Delay @ V, Max CL:: 7.5ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NLVVHC1G00DFT2G FAQ

1.How can I place an order for NLVVHC1G00DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLVVHC1G00DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLVVHC1G00DFT2G reliable?

The price and inventory of NLVVHC1G00DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLVVHC1G00DFT2G is usually 5 days.

3.What payment methods are accepted for NLVVHC1G00DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLVVHC1G00DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLVVHC1G00DFT2G?

NLVVHC1G00DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLVVHC1G00DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLVVHC1G00DFT2G?

For technical support, including NLVVHC1G00DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLVVHC1G00DFT2G requirements.

6.How does Aetrix verify that NLVVHC1G00DFT2G is sourced from the original manufacturer or authorized distributors?

All NLVVHC1G00DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLVVHC1G00DFT2G meets industry standards.

7.What is the process for return or replacement of NLVVHC1G00DFT2G?

All NLVVHC1G00DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NLVVHC1G00DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLVVHC1G00DFT2G part is unused and in its original packaging.

Return procedure for NLVVHC1G00DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…