Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NLVVHC1G07DFT1G

Name: NLVVHC1G07DFT1G
Brand: onsemi
SKU: NLVVHC1G07DFT1G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLVVHC1G07DFT1G

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NLVVHC1G07DFT1G.pdf

Description:: IC BUFFER NON-INVERT 5.5V SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,378

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLVVHC1G07DFT1G from onsemi is a single non-inverting buffer IC with open-drain output, designed for level-shifting and wired-OR logic interfacing between 2.0 V and 5.5 V domains. It features CMOS-level input thresholds, 3.5 ns typical propagation delay at 5 V, ±8 mA output drive at 3.0 V, and overvoltage-tolerant inputs/outputs up to 5.5 V - enabling robust 5 V-to-3 V bidirectional interface in mixed-voltage systems such as I²C bus pull-up networks.

For engineers reviewing the NLVVHC1G07DFT1G datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with I²C/SMBus, IOFF partial power-down protection, −55 °C to +125 °C operating range, and SC−88A (SOT−353) package suitability for space-constrained PCB layouts.

Technical Context

The NLVVHC1G07DFT1G implements a single-channel CMOS buffer with true open-drain output stage, requiring an external pull-up resistor to define high-level voltage. Its input structure tolerates voltages up to 5.5 V independent of VCC, supporting hot-swap and battery-backup scenarios without damage.

IOFF circuitry actively disables input/output leakage when VCC = 0 V, preventing back-powering of powered-down subsystems. The device operates across full industrial temperature range (−55 °C to +125 °C) and meets AEC-Q100 Grade 1 requirements per its automotive-qualified variants (e.g., NLVVHC1G07DFT1G−Q).

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 5.5 V - supports direct integration into 3.3 V and 5 V logic domains without level translators.
tPD (typ)	3.5 ns at 5 V - enables timing-critical signal buffering in high-speed digital control paths.
IOL (max)	8 mA at 3.0 V - sufficient to drive standard I²C bus capacitance (400 pF) with <300 ns fall time.
VIN/VOUT Tolerance	Up to 5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-supply interfaces.
IOFF Leakage	≤10 µA at VCC = 0 V - prevents unintended current flow during system power sequencing or partial shutdown.
Operating Temp	−55 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and outdoor embedded applications.
Package	SC−88A (SOT−353), 5-pin - 2.1 mm × 1.25 mm footprint ideal for compact sensor nodes and portable electronics.

Pinout & Package

Package: SC−88A (SOT−353), 5-pin, surface-mount, Pb-free, RoHS-compliant. Pin 1 marked with dot; pin 1 orientation follows tape-and-reel standard Q2 (see onsemi BRD8011/D).

Pin/Terminal	Circuit Role	Design Meaning
1	No Connect (NC)	Internally unconnected - must be left floating or tied to GND; no electrical function.
2	Input (A)	CMOS-level compatible input; accepts 0–5.5 V regardless of VCC; enables 5 V → 3 V level translation.
3	GND	Ground reference for all internal circuitry and output stage; required for proper IOFF operation.
4	Output (Y)	Open-drain output - requires external pull-up; sinks current only; supports wired-OR and I²C bus topology.
5	VCC	Positive supply rail; powers internal logic and defines output low threshold; IOFF active when VCC = 0 V.

Key Features

Feature	Design Value
Overvoltage-tolerant I/O	Inputs and outputs withstand 5.5 V even at VCC = 2.0 V - eliminates external protection components in mixed-rail systems.
IOFF partial power-down	Blocks >99% of input/output leakage when VCC = 0 V - prevents backfeeding and ensures clean power sequencing in modular systems.
Wide temperature operation	Functional across −55 °C to +125 °C - validated for engine control units, industrial PLC I/O modules, and telecom base station interfaces.
Low dynamic power	CPD = 8.0 pF - minimizes switching current in battery-powered sensors and always-on monitoring circuits.
Automotive qualification	AEC-Q100 Grade 1 compliant (via NLVVHC1G07DFT1G−Q variant) - suitable for body electronics and ADAS subsystems requiring PPAP documentation.

Applications

I²C Bus Level Translation	Sensor Interface Logic Buffer
Use Scenario: Interfacing 5 V microcontroller GPIO to 3.3 V I²C temperature sensor with shared pull-up to 3.3 V rail. IC Role / Device Role / Timing Role: Open-drain buffer isolating voltage domains while preserving I²C timing compliance and bus arbitration. Use Value: Enables direct connection without external MOSFET translators; maintains <300 ns signal fall time at 400 kbps standard-mode speed.	Use Scenario: Driving interrupt line from ultra-low-power environmental sensor (1.8 V) to host MCU (3.3 V) with configurable wake-up polarity. IC Role / Device Role / Timing Role: Non-inverting level shifter with IOFF - holds interrupt line high-Z during MCU sleep without loading sensor output. Use Value: Reduces standby current by >95% vs. resistive divider; supports fast edge detection (<10 ns jitter) on wake-up events.
Hot-Swappable Module Interface	Industrial Digital Output Driver
Use Scenario: Backplane slot where 5 V peripheral card inserts into 3.3 V motherboard while both supplies are active. IC Role / Device Role / Timing Role: Bidirectional voltage-tolerant buffer on status/control lines; prevents latch-up during insertion transient. Use Value: Withstands 5.5 V input spikes during hot-plug; IOFF blocks reverse current if VCC drops before peripheral power-off.	Use Scenario: Driving 24 V PLC digital output via optocoupler LED with 3.3 V FPGA control signal. IC Role / Device Role / Timing Role: Open-drain driver sinking opto-LED current; provides logic-level isolation and noise margin. Use Value: Delivers 8 mA sink at 3.3 V - sufficient for common 10 mA optocouplers; VOL ≤ 0.1 V ensures reliable LED turn-on.

I²C Bus Level Translation

Sensor Interface Logic Buffer

Use Scenario: Interfacing 5 V microcontroller GPIO to 3.3 V I²C temperature sensor with shared pull-up to 3.3 V rail.

IC Role / Device Role / Timing Role: Open-drain buffer isolating voltage domains while preserving I²C timing compliance and bus arbitration.

Use Value: Enables direct connection without external MOSFET translators; maintains <300 ns signal fall time at 400 kbps standard-mode speed.

Use Scenario: Driving interrupt line from ultra-low-power environmental sensor (1.8 V) to host MCU (3.3 V) with configurable wake-up polarity.

IC Role / Device Role / Timing Role: Non-inverting level shifter with IOFF - holds interrupt line high-Z during MCU sleep without loading sensor output.

Use Value: Reduces standby current by >95% vs. resistive divider; supports fast edge detection (<10 ns jitter) on wake-up events.

Hot-Swappable Module Interface

Industrial Digital Output Driver

Use Scenario: Backplane slot where 5 V peripheral card inserts into 3.3 V motherboard while both supplies are active.

IC Role / Device Role / Timing Role: Bidirectional voltage-tolerant buffer on status/control lines; prevents latch-up during insertion transient.

Use Value: Withstands 5.5 V input spikes during hot-plug; IOFF blocks reverse current if VCC drops before peripheral power-off.

Use Scenario: Driving 24 V PLC digital output via optocoupler LED with 3.3 V FPGA control signal.

IC Role / Device Role / Timing Role: Open-drain driver sinking opto-LED current; provides logic-level isolation and noise margin.

Use Value: Delivers 8 mA sink at 3.3 V - sufficient for common 10 mA optocouplers; VOL ≤ 0.1 V ensures reliable LED turn-on.

Equivalent & Alternatives

The following parts are listed as comparable options for similar open-drain buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G07DBVR	TTL-compatible input thresholds (VIH = 2.0 V min @ 3.3 V); slightly higher ICC (max 10 µA vs. 40 µA for NLVVHC1G07DFT1G).	Better suited for 3.3 V-only systems with legacy TTL signaling; lacks 5.5 V overvoltage tolerance on inputs.	Choose for cost-sensitive 3.3 V designs where 5 V tolerance is unnecessary and lower quiescent current is prioritized.
74AUP1G07GW,125	Lower VCC range (0.8–3.6 V); 3.7 ns tPD at 3.3 V; IOFF supported but not AEC-Q100 qualified.	Optimized for ultra-low-power battery devices; unsuitable for 5 V interfaces or automotive-grade reliability requirements.	Prefer for wearable sensors or IoT endpoints where sub-1 µA ICC and 0.8 V operation outweigh mixed-voltage capability.

Compared with SN74LVC1G07DBVR and 74AUP1G07GW,125, the NLVVHC1G07DFT1G uniquely combines 5.5 V overvoltage tolerance, −55 °C to +125 °C operation, and AEC-Q100 readiness - making it the only option among the three qualified for automotive body control modules and industrial fieldbus nodes requiring robust mixed-supply interoperability.

Availability

NLVVHC1G07DFT1G is available at Aetrix Electronics and suitable for I²C bus design, sensor interface development, and industrial digital output circuits requiring stable component supply across extended temperature and mixed-voltage conditions.

Supply support for NLVVHC1G07DFT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Nasdaq: ON) is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.

The NLVVHC1G07DFT1G belongs to onsemi's VHC logic family - engineered for high-speed, low-power, mixed-voltage interoperability in harsh-environment control systems and automotive electronics.

FAQ

What is the maximum input voltage the NLVVHC1G07DFT1G can tolerate?

The NLVVHC1G07DFT1G supports DC input voltages up to 5.5 V regardless of VCC level - including when VCC is 2.0 V or 0 V. This overvoltage tolerance is confirmed in the Maximum Ratings table (VIN = −0.5 V to +6.5 V) and enables safe interfacing between higher-voltage peripherals and lower-voltage logic without external protection components. The NLVVHC1G07DFT1G maintains this rating across its full operating temperature range.

Does the NLVVHC1G07DFT1G support I²C bus operation?

Yes, the NLVVHC1G07DFT1G is widely used in I²C applications due to its open-drain output, 5.5 V-tolerant inputs, and fast 3.5 ns typical propagation delay at 5 V. When configured with a pull-up resistor to the slave-side voltage (e.g., 3.3 V), it allows a 5 V master to communicate safely with 3.3 V slaves. The NLVVHC1G07DFT1G's VOL ≤ 0.1 V at 4 mA ensures strong low-level drive, meeting I²C standard-mode fall-time requirements.

What is the purpose of the NC pin (Pin 1) on the NLVVHC1G07DFT1G?

Pin 1 of the NLVVHC1G07DFT1G is a No Connect (NC) terminal - internally unconnected and electrically inactive. It must be left floating or tied to GND; connecting it to VCC or any signal may cause unpredictable behavior. This pin exists solely for mechanical symmetry in the SC−88A package and has no functional role in the NLVVHC1G07DFT1G's logic operation or electrical performance.

How does IOFF functionality benefit system design with the NLVVHC1G07DFT1G?

The IOFF feature in the NLVVHC1G07DFT1G disables input and output leakage paths when VCC = 0 V, limiting current to ≤10 µA. This prevents back-powering of powered-down subsystems - critical in modular systems where boards are inserted/removed live or where partial power-down states occur. In designs using the NLVVHC1G07DFT1G for inter-board communication, IOFF ensures signal integrity and power domain isolation without additional MOSFET switches.

Is the NLVVHC1G07DFT1G suitable for automotive applications?

The NLVVHC1G07DFT1G itself is not automotive-qualified, but its automotive-grade variant NLVVHC1G07DFT1G−Q is AEC-Q100 Grade 1 certified and PPAP-capable. Both share identical electrical specs and SC−88A packaging. For production automotive use, specify the −Q suffix part; the NLVVHC1G07DFT1G remains appropriate for prototyping, industrial controls, and non-safety-critical automotive test equipment where full qualification is not mandated.

NLVVHC1G07DFT1G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Open Drain

Current - Output High, Low:: -, 8mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NLVVHC1G07DFT1G FAQ

1.How can I place an order for NLVVHC1G07DFT1G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLVVHC1G07DFT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLVVHC1G07DFT1G reliable?

The price and inventory of NLVVHC1G07DFT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLVVHC1G07DFT1G is usually 5 days.

3.What payment methods are accepted for NLVVHC1G07DFT1G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLVVHC1G07DFT1G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLVVHC1G07DFT1G?

NLVVHC1G07DFT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLVVHC1G07DFT1G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLVVHC1G07DFT1G?

For technical support, including NLVVHC1G07DFT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLVVHC1G07DFT1G requirements.

6.How does Aetrix verify that NLVVHC1G07DFT1G is sourced from the original manufacturer or authorized distributors?

All NLVVHC1G07DFT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLVVHC1G07DFT1G meets industry standards.

7.What is the process for return or replacement of NLVVHC1G07DFT1G?

All NLVVHC1G07DFT1G units undergo pre-shipment inspection (PSI). If there is an issue with NLVVHC1G07DFT1G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLVVHC1G07DFT1G part is unused and in its original packaging.

Return procedure for NLVVHC1G07DFT1G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…