onsemi NLVVHC1G09DFT1G
- Part No.:
- NLVVHC1G09DFT1G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
NLVVHC1G09DFT1G.pdf
- Description:
- IC GATE AND 1CH 2-INP SC88A
- Quantity:
- Payment:

- Shipping:

Inventory:7,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLVVHC1G09DFT1G from onsemi is a single 2-input AND gate with open-drain output, designed for level-shifting and wired-OR logic in mixed-voltage systems. It operates from 2.0 V to 5.5 V, delivers 4.3 ns propagation delay at 5 V (typ), supports ±8 mA IO at 3.0 V, and features overvoltage-tolerant inputs/outputs up to 5.5 V - enabling reliable interfacing between 3 V and 5 V domains in industrial control I/O modules.
For engineers reviewing the NLVVHC1G09DFT1G datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with pull-up networks, IOFF partial power-down protection, voltage translation capability, and SC-88A package suitability for space-constrained PCB layouts.
Technical Context
The NLVVHC1G09DFT1G implements standard positive-logic AND functionality with an open-drain output stage, requiring an external pull-up resistor to define high-level voltage and logic threshold. Its input structure tolerates voltages up to 5.5 V independent of VCC, allowing safe connection to higher-voltage buses even when powered at 2.0 V.
IOFF circuitry disables input leakage paths when VCC = 0 V, preventing back-powering and signal contention during hot insertion or partial power-down sequences. The device uses silicon-gate CMOS technology with chip complexity under 100 FETs, achieving TTL-compatible speed while maintaining CMOS low static power consumption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - enables direct operation across 3.3 V and 5 V supply rails without level shifters |
| tPD (typ) | 4.3 ns at VCC = 5 V, CL = 15 pF - supports >100 MHz toggle rates in timing-critical control paths |
| IO Sink | 8 mA at VCC = 3.0 V - drives standard LED indicators or microcontroller GPIOs with margin |
| VIN/VOUT OV Tolerance | Up to 5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-voltage interfaces |
| IOFF Leakage | <10 µA at VIN = 5.5 V, VCC = 0 V - prevents bus contention and current leakage during system sleep states |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive, industrial motor drives, and outdoor telecom equipment |
Pinout & Package
Package: SC-88A (SOT-353), 5-pin surface-mount, 2.0 mm × 1.25 mm footprint, 0.65 mm pitch, RoHS-compliant, Pb-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input B | Second logic input; accepts 0–5.5 V signals independent of VCC |
| 2 | Input A | Primary logic input; compatible with 1.8 V, 3.3 V, and 5 V logic families |
| 3 | GND | Ground reference for all internal circuitry and ESD protection structures |
| 4 | Output Y | Open-drain output; requires external pull-up to define logic HIGH voltage level |
| 5 | VCC | Positive supply rail; powers internal logic and enables IOFF protection when de-asserted |
Key Features
| Feature | Design Value |
|---|---|
| Overvoltage-tolerant I/O | Inputs and outputs withstand 5.5 V regardless of VCC, enabling robust 3 V ↔ 5 V interface without external components |
| IOFF Partial Power-Down | Blocks input leakage paths when VCC = 0 V, preventing backfeeding and bus conflicts during hot-swap or low-power modes |
| Open-Drain Output Architecture | Supports wired-AND/wired-OR bus topologies and flexible voltage-level translation via external pull-up selection |
| Low Propagation Delay | 4.3 ns typical at 5 V ensures minimal timing skew in real-time control feedback loops and interrupt conditioning circuits |
Applications
| Industrial PLC Input Conditioning | Automotive Body Control Module I/O |
|---|---|
Use Scenario: Converting 24 V sensor signals (via resistive divider) into clean 3.3 V logic levels for microcontroller GPIOs in programmable logic controllers. IC Role / Device Role / Timing Role: Level-shifting AND gate that validates dual enable conditions before asserting a safety-critical input flag. Use Value: Overvoltage tolerance eliminates external TVS diodes; IOFF prevents false triggers during controller reset sequences. | Use Scenario: Combining door-open and seat-belt-unlatched signals to drive a dashboard warning lamp driver in body control units. IC Role / Device Role / Timing Role: Open-drain wired-OR combiner enabling shared warning bus among multiple subsystems. Use Value: 8 mA sink capability directly drives LED drivers; −55 °C to +125 °C rating matches under-dash thermal requirements. |
| USB-C Port Power Negotiation Interface | Smart Energy Meter Communication Isolation |
Use Scenario: Interfacing USB PD controller status lines (5 V) with 3.3 V host MCU while supporting hot-plug detection. IC Role / Device Role / Timing Role: Voltage-translating AND gate validating both CC line polarity and VBUS presence before enabling power path. Use Value: 5.5 V input tolerance allows direct connection to CC pins; fast 4.3 ns delay preserves PD negotiation timing margins. | Use Scenario: Isolating RS-485 transceiver fault flags across digital isolators in utility-grade electricity meters. IC Role / Device Role / Timing Role: Logic gate synchronizing isolated fault signals before triggering MCU interrupt with precise timing. Use Value: Low CIN (4.0 pF typ) minimizes loading on isolator outputs; wide temperature range ensures meter accuracy over decades. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2-input AND gate with open-drain output applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G09DBVR | Same SC-70-5 package; lower VCC min (1.65 V); no overvoltage tolerance beyond VCC + 0.5 V | Not suitable for 5 V → 3.3 V translation without external clamping; better for ultra-low-voltage battery-powered designs | Select when operating below 2.0 V or when strict 1.65–5.5 V compliance is required without overvoltage stress |
| 74AUP1G09GW,125 | SC-88A package; 0.8–3.6 V VCC range; 3.8 ns tPD at 3.3 V; no 5.5 V overvoltage support | Optimized for sub-2 V mobile I/O; lacks robustness for industrial 5 V bus interfacing | Prefer for portable electronics where lowest dynamic power and sub-1 V operation are critical |
Compared with SN74LVC1G09DBVR and 74AUP1G09GW,125, the NLVVHC1G09DFT1G uniquely combines 5.5 V overvoltage tolerance with IOFF and SC-88A packaging - making it the only choice for ruggedized 3.3 V/5 V mixed-domain control logic where bus fault resilience is mandatory.
Availability
NLVVHC1G09DFT1G is available at Aetrix Electronics and suitable for industrial PLC input conditioning, automotive body control module I/O, and USB-C port power negotiation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NLVVHC1G09DFT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLVVHC1G09DFT1G belongs to the VHC logic family, engineered for high-speed, low-power, mixed-voltage interface applications in harsh environments - emphasizing robustness, interoperability, and long-term manufacturability.
FAQ
What logic function does the NLVVHC1G09DFT1G implement?
The NLVVHC1G09DFT1G implements a standard 2-input positive-logic AND function with an open-drain output stage. When both inputs A and B are HIGH, the output Y is pulled LOW through the internal NMOS transistor; otherwise, Y remains in high-impedance state and requires an external pull-up resistor to define the HIGH voltage level. This architecture enables wired-OR bus configurations and flexible voltage-level translation.
Can the NLVVHC1G09DFT1G safely interface a 5 V signal to a 3.3 V microcontroller?
Yes - the NLVVHC1G09DFT1G supports input voltages up to 5.5 V regardless of VCC level, so it can accept 5 V logic signals while powered from a 3.3 V rail. Its overvoltage-tolerant inputs eliminate the need for external level-shifting components, and its open-drain output allows the pull-up resistor to be tied to the 3.3 V domain, ensuring safe and compliant interfacing between the two voltage domains.
Does the NLVVHC1G09DFT1G support partial power-down operation?
Yes - the NLVVHC1G09DFT1G includes IOFF circuitry that disables input leakage paths when VCC = 0 V. This feature prevents back-powering of the supply rail and avoids signal contention on shared buses during hot insertion, system sleep states, or partial power-down sequences - a critical capability for modular industrial and automotive electronics where subsystems may power up/down independently.
What is the maximum output sink current specification for the NLVVHC1G09DFT1G?
The NLVVHC1G09DFT1G is rated to sink up to 8 mA at VCC = 3.0 V and up to 25 mA absolute maximum per output pin. At 5.5 V VCC, the typical sink current is 16 mA. These values are verified across the full operating temperature range (−55 °C to +125 °C), making the NLVVHC1G09DFT1G suitable for driving LEDs, optocouplers, and logic inputs with margin in demanding industrial and automotive applications.
Which package type is used by the NLVVHC1G09DFT1G, and what are its key mechanical attributes?
The NLVVHC1G09DFT1G uses the SC-88A (also known as SOT-353) package: a 5-pin, surface-mount, lead-free outline measuring 2.0 mm × 1.25 mm with 0.65 mm pin pitch. It features gull-wing leads, conforms to JEDEC MO-178 standards, and is qualified for reflow soldering per J-STD-020. This compact footprint supports high-density PCB layouts in space-constrained applications such as portable instrumentation and automotive ECUs.
NLVVHC1G09DFT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- Open Drain
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 8mA
- Input Logic Level - Low:
- 0.1V ~ 0.44V
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
NLVVHC1G09DFT1G FAQ
1.How can I place an order for NLVVHC1G09DFT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLVVHC1G09DFT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLVVHC1G09DFT1G reliable?
The price and inventory of NLVVHC1G09DFT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLVVHC1G09DFT1G is usually 5 days.
3.What payment methods are accepted for NLVVHC1G09DFT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLVVHC1G09DFT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLVVHC1G09DFT1G?
NLVVHC1G09DFT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLVVHC1G09DFT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLVVHC1G09DFT1G?
For technical support, including NLVVHC1G09DFT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLVVHC1G09DFT1G requirements.
6.How does Aetrix verify that NLVVHC1G09DFT1G is sourced from the original manufacturer or authorized distributors?
All NLVVHC1G09DFT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLVVHC1G09DFT1G meets industry standards.
7.What is the process for return or replacement of NLVVHC1G09DFT1G?
All NLVVHC1G09DFT1G units undergo pre-shipment inspection (PSI). If there is an issue with NLVVHC1G09DFT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLVVHC1G09DFT1G part is unused and in its original packaging.
Return procedure for NLVVHC1G09DFT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLVVHC1G09DFT1G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

