Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NLVVHC1G125DFT2G

Name: NLVVHC1G125DFT2G
Brand: onsemi
SKU: NLVVHC1G125DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLVVHC1G125DFT2G

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NLVVHC1G125DFT2G.pdf

Description:: IC BUFFER NON-INVERT 5.5V SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,338

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLVVHC1G125DFT2G from onsemi is a single non-inverting 3-state buffer IC designed for level-shifting and bus isolation in mixed-voltage systems. It operates from 2.0 V to 5.5 V, delivers 3.5 ns typical propagation delay at 5 V, supports 8 mA output drive at 3.0 V, and features over-voltage tolerant inputs/outputs up to 5.5 V - enabling safe interfacing between 5 V and 3 V logic domains in portable instrumentation and industrial control modules.

For engineers reviewing the NLVVHC1G125DFT2G datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, SC-88A package mapping, confirmed 5-pin pinout with OE/A/Y/GND/VCC assignment, IOFF partial power-down support, and two validated alternative parts for voltage-level translation use cases.

Technical Context

The NLVVHC1G125DFT2G implements a three-stage CMOS architecture with buffered 3-state output, delivering high noise immunity and stable switching behavior. Its input structure tolerates voltages up to 5.5 V independent of VCC, allowing robust 5 V-to-3 V interface operation without external clamping.

IOFF circuitry actively disables I/O paths when VCC = 0 V, preventing back-powering and current leakage during partial power-down sequences. Output structures maintain protection even when VOUT exceeds VCC or GND, supporting hot-insertion and battery-backup scenarios.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 5.5 V - enables direct integration into both 3.3 V and 5 V supply rails without level shifters.
tPD (typ)	3.5 ns at VCC = 5 V, CL = 15 pF - supports >100 MHz data rates in low-latency digital control paths.
IOH/IOL	±8 mA at VCC = 3.0 V - drives standard CMOS loads and multiple 74LVC inputs without buffering.
Input Voltage Tolerance	−0.5 V to +5.5 V - permits safe connection to 5 V signals while powered from 2.5 V or 3.3 V supplies.
IOFF Leakage	≤10 µA at VCC = 0 V - prevents signal corruption and power loss during system sleep or partial shutdown.
Operating Temp	−55 °C to +125 °C - qualified for automotive under-hood and industrial motor-control environments.
ESD Rating	HBM: 2000 V - withstands handling and board-level electrostatic discharge per JEDEC JS-001.

Pinout & Package

Package: SC-88A (Case 419A), 5-pin surface-mount, 2.0 mm × 1.25 mm × 0.95 mm body, lead pitch 0.65 mm.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Output Enable Input	Active-low control: drives Y high-impedance when high; enables non-inverting pass-through when low.
2 (A)	Data Input	CMOS-level threshold input (VIH ≥ 1.5 V @ 2.0 V); accepts 5 V-tolerant signals regardless of VCC.
3 (GND)	Ground Reference	Primary return path for supply and signal currents; must be low-impedance for noise immunity.
4 (Y)	Buffered Output	3-state non-inverting output with ±8 mA drive; tri-states when OE is high or VCC = 0 V.
5 (VCC)	Positive Supply	Power rail for internal logic and output stage; supports 2.0–5.5 V; powers IOFF protection circuitry.

Key Features

Feature	Design Value
Over-Voltage Tolerant I/O	Inputs and outputs withstand −0.5 V to +5.5 V regardless of VCC - eliminates need for external clamps in mixed-supply systems.
IOFF Partial Power-Down	Blocks current flow between A/Y pins when VCC = 0 V - prevents backfeeding and ensures clean power sequencing.
Low Propagation Delay	3.5 ns typical tPLH/tPHL at 5 V enables timing-critical applications like clock distribution and real-time sensor readout.
Wide Temperature Range	Specified from −55 °C to +125 °C - supports deployment in automotive engine control units and industrial PLCs.
Pb-Free & RoHS Compliant	Meets EU RoHS Directive 2011/65/EU and halogen-free/BFR-free requirements - suitable for global commercial and automotive production.

Applications

Industrial Sensor Interface	Automotive Body Control Module
Use Scenario: Isolating analog-to-digital converter (ADC) data lines from microcontroller I/O during sleep mode. IC Role / Device Role / Timing Role: Non-inverting 3-state buffer providing controlled signal gating and voltage-level translation between 5 V sensor outputs and 3.3 V MCU inputs. Use Value: Prevents bus contention during MCU deep-sleep; IOFF blocks leakage when VCC is off, reducing quiescent current by >95% versus standard buffers.	Use Scenario: Enabling/disabling CAN transceiver TXD/RXD lines during vehicle ignition state transitions. IC Role / Device Role / Timing Role: Signal isolator placed between microcontroller GPIO and transceiver interface, controlled via OE pin synchronized to ignition status. Use Value: Eliminates false CAN frame transmission during power-up/down; over-voltage tolerance protects against load-dump transients up to 5.5 V.
Portable Medical Instrumentation	Programmable Logic Controller I/O Expansion
Use Scenario: Level-shifting serial communication lines (SPI SDO/MISO) between 1.8 V FPGA and 3.3 V ADC in handheld diagnostic device. IC Role / Device Role / Timing Role: Single-channel bidirectional-capable buffer (used unidirectionally) translating logic levels while maintaining sub-5 ns timing integrity. Use Value: Enables direct interconnection without external resistors or active translators; 3.5 ns tPD preserves SPI timing margins at 20 MHz clock rates.	Use Scenario: Adding isolated digital input channels to modular PLC base unit using 24 V field sensors and 5 V logic. IC Role / Device Role / Timing Role: Input conditioning buffer accepting 24 V sensor signals (via external resistor divider) and presenting clean 5 V CMOS-compatible levels to controller. Use Value: Input over-voltage tolerance simplifies front-end design; −55 °C to +125 °C rating ensures reliability across factory floor temperature extremes.

Industrial Sensor Interface

Automotive Body Control Module

Use Scenario: Isolating analog-to-digital converter (ADC) data lines from microcontroller I/O during sleep mode.

IC Role / Device Role / Timing Role: Non-inverting 3-state buffer providing controlled signal gating and voltage-level translation between 5 V sensor outputs and 3.3 V MCU inputs.

Use Value: Prevents bus contention during MCU deep-sleep; IOFF blocks leakage when VCC is off, reducing quiescent current by >95% versus standard buffers.

Use Scenario: Enabling/disabling CAN transceiver TXD/RXD lines during vehicle ignition state transitions.

IC Role / Device Role / Timing Role: Signal isolator placed between microcontroller GPIO and transceiver interface, controlled via OE pin synchronized to ignition status.

Use Value: Eliminates false CAN frame transmission during power-up/down; over-voltage tolerance protects against load-dump transients up to 5.5 V.

Portable Medical Instrumentation

Programmable Logic Controller I/O Expansion

Use Scenario: Level-shifting serial communication lines (SPI SDO/MISO) between 1.8 V FPGA and 3.3 V ADC in handheld diagnostic device.

IC Role / Device Role / Timing Role: Single-channel bidirectional-capable buffer (used unidirectionally) translating logic levels while maintaining sub-5 ns timing integrity.

Use Value: Enables direct interconnection without external resistors or active translators; 3.5 ns tPD preserves SPI timing margins at 20 MHz clock rates.

Use Scenario: Adding isolated digital input channels to modular PLC base unit using 24 V field sensors and 5 V logic.

IC Role / Device Role / Timing Role: Input conditioning buffer accepting 24 V sensor signals (via external resistor divider) and presenting clean 5 V CMOS-compatible levels to controller.

Use Value: Input over-voltage tolerance simplifies front-end design; −55 °C to +125 °C rating ensures reliability across factory floor temperature extremes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar non-inverting 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC74VHC1G125DBVT1G	Same core logic and electrical specs; packaged in SC-74A (3.0 mm × 1.5 mm), larger footprint and 0.95 mm pitch.	Preferred where board space allows larger package or reworkability is prioritized over miniaturization.	Select when SC-74A's mechanical robustness or thermal performance (JA = 320 °C/W vs. SC-88A's 377 °C/W) is required.
SN74LVC1G125DBVR	TTL-compatible VIH/VIL thresholds (1.7 V/0.7 V @ 3.3 V); lower ICC but no IOFF; max VCC = 5.5 V, same 3.5 ns tPD.	Better suited for pure 3.3 V systems with legacy TTL signaling; lacks VCC = 0 V isolation capability.	Choose for cost-sensitive consumer designs where partial power-down is unnecessary and 3.3 V-only operation is guaranteed.

Compared with MC74VHC1G125DBVT1G and SN74LVC1G125DBVR, the NLVVHC1G125DFT2G uniquely combines SC-88A miniaturization, full 5.5 V over-voltage tolerance, and IOFF-enabled zero-VCC isolation - making it optimal for space-constrained, mixed-voltage, and power-gated embedded systems.

Availability

NLVVHC1G125DFT2G is available at Aetrix Electronics and suitable for industrial sensor interface, automotive body control module, portable medical instrumentation, and programmable logic controller I/O expansion requiring stable component supply across extended temperature and mixed-voltage conditions.

Supply support for NLVVHC1G125DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Nasdaq: ON) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The NLVVHC1G125DFT2G belongs to onsemi's VHC logic family, engineered specifically for low-power, high-speed voltage translation and bus isolation in harsh-environment embedded systems.

FAQ

What is the function of the OE pin on the NLVVHC1G125DFT2G?

The OE (Output Enable) pin on the NLVVHC1G125DFT2G is an active-low control input that determines whether the output Y follows the input A (OE = low) or enters high-impedance state (OE = high). This enables bus sharing and signal isolation in multi-driver systems. The pin accepts CMOS-level thresholds and is over-voltage tolerant up to 5.5 V, ensuring reliable operation across mixed-supply configurations.

Does the NLVVHC1G125DFT2G support partial power-down operation?

Yes, the NLVVHC1G125DFT2G supports partial power-down via its IOFF feature: when VCC = 0 V, both input and output leakage currents are limited to ≤10 µA, preventing back-current flow and signal corruption. This behavior is explicitly characterized in the datasheet's DC Electrical Characteristics table and applies to the NLVVHC1G125DFT2G across its full operating temperature range.

What package type is used for the NLVVHC1G125DFT2G?

The NLVVHC1G125DFT2G is supplied exclusively in the SC-88A package (Case 419A), a 5-pin surface-mount outline measuring 2.0 mm × 1.25 mm × 0.95 mm with 0.65 mm lead pitch. This compact footprint is confirmed in the Ordering Information table on page 8 of the official onsemi datasheet (Rev. 24, Jan 2026).

Can the NLVVHC1G125DFT2G interface 5 V logic to a 3.3 V microcontroller?

Yes, the NLVVHC1G125DFT2G is explicitly designed for this purpose: its inputs and outputs tolerate voltages up to 5.5 V regardless of VCC, allowing direct connection of 5 V signals while powered from 3.3 V. The NLVVHC1G125DFT2G maintains valid CMOS logic thresholds at 3.3 V (VIH = 2.1 V, VIL = 0.9 V) and delivers 8 mA drive strength - sufficient to drive typical MCU inputs without degradation.

Is the NLVVHC1G125DFT2G qualified for automotive applications?

The NLVVHC1G125DFT2G is not itself AEC-Q100 qualified; however, the pin-compatible automotive-grade variant MC74VHC1G125DFT2G−Q* (with −Q suffix) is AEC-Q100 qualified and PPAP capable. The NLVVHC1G125DFT2G shares identical electrical and thermal specifications but is intended for industrial and commercial applications. Its −55 °C to +125 °C operating range supports many under-hood use cases, though formal automotive qualification requires the −Q version.

NLVVHC1G125DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74VHC

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: -

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NLVVHC1G125DFT2G FAQ

1.How can I place an order for NLVVHC1G125DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLVVHC1G125DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLVVHC1G125DFT2G reliable?

The price and inventory of NLVVHC1G125DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLVVHC1G125DFT2G is usually 5 days.

3.What payment methods are accepted for NLVVHC1G125DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLVVHC1G125DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLVVHC1G125DFT2G?

NLVVHC1G125DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLVVHC1G125DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLVVHC1G125DFT2G?

For technical support, including NLVVHC1G125DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLVVHC1G125DFT2G requirements.

6.How does Aetrix verify that NLVVHC1G125DFT2G is sourced from the original manufacturer or authorized distributors?

All NLVVHC1G125DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLVVHC1G125DFT2G meets industry standards.

7.What is the process for return or replacement of NLVVHC1G125DFT2G?

All NLVVHC1G125DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NLVVHC1G125DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLVVHC1G125DFT2G part is unused and in its original packaging.

Return procedure for NLVVHC1G125DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…