onsemi NLVVHC1G132DFT1G
- Part No.:
- NLVVHC1G132DFT1G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
NLVVHC1G132DFT1G.pdf
- Description:
- IC GATE NAND 1CH 2-INP SC88A
- Quantity:
- Payment:

- Shipping:

Inventory:1,385
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLVVHC1G132DFT1G from onsemi is a single 2-input NAND Schmitt-trigger logic gate in SC-88A (SOT-353) package, designed for level-shifting and noise-immune signal conditioning in 2.0 V to 5.5 V systems. It features CMOS-level input thresholds (VT+ = 2.2–3.85 V at VCC = 3.0–5.5 V), 3.6 ns typical propagation delay at 5 V, and over-voltage tolerant inputs/outputs up to 5.5 V - enabling robust 5 V-to-3 V interface applications in industrial control and sensor signal conditioning.
For engineers reviewing the NLVVHC1G132DFT1G datasheet, NLVVHC1G132DFT1G pinout, NLVVHC132DFT1G application, or NLVVHC1G132DFT1G equivalent, key selection criteria include Schmitt-trigger hysteresis (0.30–0.50 V typ), IOFF partial power-down support, ±8 mA drive capability at 3.0 V, and AEC-Q100 qualification for automotive-grade reliability.
Technical Context
The NLVVHC1G132DFT1G implements a single 2-input NAND gate with integrated Schmitt-trigger input buffers, providing hysteresis (VH = 0.30–1.60 V across voltage/temperature) to reject input noise and prevent chatter on slow-rising signals. Its input structure tolerates voltages up to 5.5 V independent of VCC, supporting mixed-voltage domain interfacing without external level shifters.
It supports partial power-down via IOFF (power-off leakage ≤10 µA), maintains functional operation from −55 °C to +125 °C, and delivers rail-to-rail output swing with VOH ≥2.34 V and VOL ≤0.52 V at 8 mA load under worst-case conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - enables direct use in 3.3 V and 5 V systems without level translation. |
| Propagation Delay | 3.6 ns (typ) at 5 V, CL = 15 pF - supports high-speed digital signal conditioning in timing-critical paths. |
| Input Hysteresis | 0.30–0.50 V (typ) at VCC = 3.0–5.5 V - rejects noise up to ~500 mV peak-to-peak on slow or noisy inputs. |
| Over-Voltage Tolerance | Inputs/outputs rated to 5.5 V regardless of VCC - allows safe interfacing between 5 V sensors and 3 V microcontrollers. |
| IOFF Leakage | ≤10 µA at VCC = 0 V - prevents back-powering and signal corruption during system power sequencing. |
| Output Drive | ±8 mA at 3.0 V - sufficient to directly drive multiple 74LVC inputs or small LED indicators without buffering. |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive, industrial PLC, and outdoor embedded applications. |
Pinout & Package
Package: SC-88A (SOT-353), 5-pin, 2.0 mm × 1.25 mm × 0.95 mm body, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | B (Input) | Second NAND input; Schmitt-triggered, over-voltage tolerant to 5.5 V. |
| 2 | A (Input) | First NAND input; identical electrical characteristics to Pin 1. |
| 3 | GND | Ground reference for logic and power; required for proper hysteresis and output swing. |
| 4 | Y (Output) | NAND output (A·B̅); rail-to-rail CMOS output with ±8 mA sink/source at 3 V. |
| 5 | VCC | Positive supply; powers internal logic and defines input threshold levels (CMOS-type). |
Key Features
| Feature | Design Value |
|---|---|
| CMOS-level Schmitt trigger | VT+ = 2.2–3.85 V / VT− = 0.9–1.65 V at VCC = 3.0–5.5 V - ensures clean switching in noisy analog-sensing front-ends. |
| 5.5 V over-voltage tolerant I/O | Inputs and outputs withstand 5.5 V even when VCC = 2.0 V - eliminates need for external clamping diodes in mixed-supply systems. |
| IOFF partial power-down | Leakage ≤10 µA when VCC = 0 V - prevents current backflow and bus contention during hot-swap or sleep-mode transitions. |
| Automotive qualification | AEC-Q100 Grade 1 (−40 °C to +125 °C) and PPAP-capable - suitable for engine control, body electronics, and ADAS subsystems. |
| Ultra-small footprint | SC-88A package (2.0 × 1.25 mm) - saves PCB area in space-constrained modules like smart sensors and wearable controllers. |
Applications
| Industrial Sensor Interface | Automotive Body Control |
|---|---|
Use Scenario: Conditioning noisy switch or potentiometer signals from factory-floor sensors before ADC sampling or microcontroller GPIO capture. IC Role / Device Role / Timing Role: Schmitt-trigger NAND gate acting as debounced digital input conditioner and logic-level translator. Use Value: Eliminates external RC filters and discrete transistors; hysteresis rejects EMI-induced glitches up to 500 mV, improving system reliability in electrically harsh environments. |
Use Scenario: Interfacing 5 V door-lock actuator feedback signals to 3.3 V body control module (BCM) microcontrollers. IC Role / Device Role / Timing Role: Level-shifting noise-immune buffer ensuring glitch-free status reporting under battery voltage fluctuation and load dump conditions. Use Value: Over-voltage tolerance prevents damage during 12 V system transients; IOFF blocks back-current when BCM is powered down but actuators remain active. |
| Portable Medical Device Input | Smart Home Controller Signal Conditioning |
Use Scenario: Debouncing tactile button inputs in battery-powered glucose meters or pulse oximeters where EMI immunity and low quiescent current are critical. IC Role / Device Role / Timing Role: Single-gate Schmitt NAND used as edge-triggered input synchronizer and noise filter prior to interrupt generation. Use Value: ICC ≤40 µA max at 5.5 V enables multi-year battery life; small SC-88A footprint conserves space on compact PCBs with tight layout constraints. |
Use Scenario: Cleaning slow-rising signals from ambient light or humidity sensors before feeding into ESP32 or nRF52-based IoT hubs. IC Role / Device Role / Timing Role: Input signal conditioner converting analog-derived digital pulses into clean, jitter-free logic edges for wireless transmission. Use Value: 3.6 ns propagation delay preserves timing integrity in sub-millisecond response loops; rail-to-rail output ensures full logic swing compatibility with 3.3 V SoCs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74VHC1GT132DBVT1G | TTL-level input thresholds (VT+ = 1.6–2.1 V), same SC-74A package and specs otherwise. | Better suited for interfacing legacy 5 V TTL logic or open-collector sensors requiring lower VIH. | Select when driving from standard 5 V TTL outputs; not drop-in compatible due to different input threshold behavior. |
| SN74LVC1G132DBVR | Lower VCC range (1.65–5.5 V), higher drive (±32 mA), no AEC-Q100 qualification, SOT-23-5 package. | Preferred for high-drive consumer or computing applications where automotive qualification is unnecessary. | Choose for cost-sensitive non-automotive designs needing stronger output drive; differs in pinout (VCC/GND swapped vs SC-88A) and thermal resistance. |
Compared with MC74VHC1GT132DBVT1G and SN74LVC1G132DBVR, NLVVHC1G132DFT1G uniquely combines CMOS-threshold Schmitt triggering, AEC-Q100 qualification, and SC-88A footprint - making it optimal for space-constrained, noise-prone automotive and industrial signal conditioning where precise input threshold control and long-term reliability are mandatory.
Availability
NLVVHC1G132DFT1G is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, portable medical devices, and smart home controller signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NLVVHC1G132DFT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.
The NLVVHC1G132DFT1G belongs to the VHC1G ultra-small logic family, engineered for high-noise immunity and mixed-voltage interoperability in space- and power-constrained embedded systems.
FAQ
What is the input threshold voltage range for NLVVHC1G132DFT1G?
The NLVVHC1G132DFT1G features CMOS-level Schmitt-trigger inputs with VT+ ranging from 2.2 V to 3.85 V and VT− from 0.9 V to 1.65 V, depending on VCC (3.0–5.5 V) and temperature. These thresholds provide consistent hysteresis (0.30–0.50 V typical) across operating conditions, ensuring reliable noise rejection in real-world signal conditioning applications involving NLVVHC1G132DFT1G.
Does NLVVHC1G132DFT1G support partial power-down operation?
Yes, NLVVHC1G132DFT1G supports partial power-down via its IOFF feature: when VCC = 0 V, input and output leakage remains ≤10 µA, preventing back-current flow and bus contention. This behavior is confirmed in the datasheet's DC Electrical Characteristics table and makes NLVVHC1G132DFT1G suitable for hot-swap and power-gated subsystems where NLVVHC1G132DFT1G remains connected while upstream supplies are inactive.
Is NLVVHC1G132DFT1G qualified for automotive applications?
Yes, NLVVHC1G132DFT1G is AEC-Q100 qualified (Grade 1: −40 °C to +125 °C) and PPAP capable, as explicitly stated in the datasheet's Features section and Ordering Information table. The "−Q" suffix variant (e.g., NLVVHC1G132DFT1G−Q) denotes full automotive qualification, and the base NLVVHC1G132DFT1G shares the same die and qualification - confirming its suitability for engine control, lighting, and body electronics where NLVVHC1G132DFT1G is deployed.
What package type is used for NLVVHC1G132DFT1G?
NLVVHC1G132DFT1G uses the SC-88A (also known as SOT-353) package: a 5-pin, surface-mount, Pb-free, RoHS-compliant outline measuring 2.0 mm × 1.25 mm × 0.95 mm. This is confirmed in the Ordering Information table (line item "MC74VHC1G132DFT1G", Package = SC−88A) and Mechanical Case Outline diagram - distinguishing NLVVHC1G132DFT1G from SC-74A variants like DBVT1G.
Can NLVVHC1G132DFT1G interface 5 V signals to a 3.3 V microcontroller?
Yes, NLVVHC1G132DFT1G can safely interface 5 V signals to a 3.3 V microcontroller: its inputs tolerate up to 5.5 V regardless of VCC, and its outputs swing rail-to-rail (VOH ≥2.34 V, VOL ≤0.52 V at 8 mA) - fully compatible with 3.3 V logic thresholds. This capability is documented in the "Inputs/Outputs Over-Voltage Tolerant up to 5.5 V" feature and Maximum Ratings table, making NLVVHC1G132DFT1G ideal for mixed-voltage domain bridging.
NLVVHC1G132DFT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- Schmitt Trigger
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.1V ~ 0.52V
- Input Logic Level - High:
- 1.9V ~ 4.5V
- Max Propagation Delay @ V, Max CL:
- 9.7ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
NLVVHC1G132DFT1G FAQ
1.How can I place an order for NLVVHC1G132DFT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLVVHC1G132DFT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLVVHC1G132DFT1G reliable?
The price and inventory of NLVVHC1G132DFT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLVVHC1G132DFT1G is usually 5 days.
3.What payment methods are accepted for NLVVHC1G132DFT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLVVHC1G132DFT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLVVHC1G132DFT1G?
NLVVHC1G132DFT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLVVHC1G132DFT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLVVHC1G132DFT1G?
For technical support, including NLVVHC1G132DFT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLVVHC1G132DFT1G requirements.
6.How does Aetrix verify that NLVVHC1G132DFT1G is sourced from the original manufacturer or authorized distributors?
All NLVVHC1G132DFT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLVVHC1G132DFT1G meets industry standards.
7.What is the process for return or replacement of NLVVHC1G132DFT1G?
All NLVVHC1G132DFT1G units undergo pre-shipment inspection (PSI). If there is an issue with NLVVHC1G132DFT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLVVHC1G132DFT1G part is unused and in its original packaging.
Return procedure for NLVVHC1G132DFT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLVVHC1G132DFT1G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

