onsemi NLVVHC1G132DTT1G
- Part No.:
- NLVVHC1G132DTT1G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
NLVVHC1G132DTT1G.pdf
- Description:
- IC GATE NAND 1CH 2-INP 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,076
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLVVHC1G132DTT1G from onsemi is a single 2-input NAND Schmitt-trigger logic gate in SC-74A (SOT-23-5) package, operating from 2.0 V to 5.5 V supply, with CMOS-level input thresholds, 3.6 ns typical propagation delay at 5 V, and over-voltage tolerant inputs/outputs up to 5.5 V - used for noise-immune signal conditioning in industrial sensor interfaces and power-on reset circuits.
For engineers reviewing the NLVVHC1G132DTT1G datasheet, NLVVHC1G132DTT1G pinout, NLVVHC132DTT1G application, or NLVVHC1G132DTT1G equivalent, key selection criteria include Schmitt-trigger hysteresis (0.3–1.6 V), IOFF partial power-down support, ±8 mA drive capability at 3.0 V, and AEC-Q100 qualification for automotive-grade reliability.
Technical Context
The NLVVHC1G132DTT1G implements a single 2-input NAND gate with integrated Schmitt-trigger input circuitry, providing hysteresis (0.30–1.60 V depending on VCC) to reject analog noise on slow-rising or noisy digital signals. Its input structure tolerates voltages up to 5.5 V independent of VCC, enabling level-shifting between 3 V and 5 V domains.
It features IOFF protection that disables output leakage when VCC = 0 V, supporting hot-insertion and partial power-down systems. The device uses low-complexity CMOS design (<100 FETs) and meets AEC-Q100 Grade 1 requirements (−40 °C to +125 °C operating range).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - supports mixed-voltage system interfacing without external level shifters. |
| Propagation Delay | 3.6 ns typ @ 5 V, CL = 15 pF - enables high-speed signal conditioning in timing-critical edge detection. |
| Input Hysteresis | 0.30–1.60 V (VCC-dependent) - rejects noise up to ~1.6 V peak-to-peak on input signals. |
| IOFF Support | Active at VCC = 0 V - prevents back-powering and bus contention during power sequencing. |
| Output Drive | ±8 mA @ 3.0 V - directly drives standard TTL/CMOS loads without buffer amplification. |
| Input Voltage Tolerance | −0.5 V to +5.5 V - allows safe connection to 5 V sources while powered from 3 V rails. |
| Operating Temperature | −55 °C to +125 °C - qualified for under-hood automotive and industrial control environments. |
Pinout & Package
Package: SC-74A (SOT-23-5), 3.00 mm × 1.50 mm × 0.95 mm, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | B (Input) | Second NAND input; Schmitt-triggered, over-voltage tolerant. |
| 2 | A (Input) | First NAND input; identical electrical behavior to Pin 1. |
| 3 | GND | Ground reference for logic and power; required for stable threshold operation. |
| 4 | Y (Output) | Inverted NAND result; actively driven high/low or high-impedance during IOFF. |
| 5 | VCC | Positive supply rail; powers internal logic and defines input/output voltage levels. |
Key Features
| Feature | Design Value |
|---|---|
| CMOS-level Schmitt trigger | VT+ = 2.2–3.85 V / VT− = 0.9–1.65 V @ VCC = 3–5.5 V - ensures robust noise margin in sensor signal paths. |
| Over-voltage tolerant I/O | Inputs and outputs withstand −0.5 V to +5.5 V regardless of VCC - eliminates need for external clamping diodes. |
| IOFF partial power-down | Output leakage <10 µA when VCC = 0 V - maintains signal integrity during sleep-mode transitions. |
| AEC-Q100 qualified | Grade 1 (−40 °C to +125 °C), PPAP-capable - suitable for automotive body electronics and ADAS subsystems. |
| Low dynamic power | CPD = 8.0 pF - minimizes switching current in battery-powered applications with frequent toggling. |
Applications
| Industrial Sensor Interface | Power-On Reset Generator |
|---|---|
|
Use Scenario: Conditioning noisy analog switch or thermistor output before microcontroller ADC sampling. IC Role / Device Role / Timing Role: Schmitt-trigger NAND acts as debounced digital edge detector and signal conditioner. Use Value: Eliminates false triggers caused by EMI or mechanical bounce; operates reliably across −55 °C to +125 °C ambient. |
Use Scenario: Generating clean, glitch-free reset pulse after power rail stabilization in embedded controllers. IC Role / Device Role / Timing Role: Configured as inverter with RC network to produce precise reset timing window. Use Value: Hysteresis ensures monotonic transition despite supply ramp nonlinearity; IOFF prevents reset line corruption during brown-out. |
| Automotive Door Module | USB-C Port Detection Logic |
|
Use Scenario: Detecting door open/close status via magnetic reed switch in vehicle body control unit. IC Role / Device Role / Timing Role: Noise-immune NAND gate converts switch closure into clean logic-level signal for MCU GPIO. Use Value: Withstands 5.5 V transients on 12 V vehicle bus; AEC-Q100 qualification ensures long-term reliability in harsh environments. |
Use Scenario: Interpreting CC pin voltage states to determine USB-C cable orientation and source/sink role. IC Role / Device Role / Timing Role: Level-shifting NAND gate interfaces 5 V CC line to 3.3 V USB controller logic. Use Value: Input tolerance to 5.5 V allows direct connection to CC line without resistive divider; compact SC-74A footprint saves PCB space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74VHC1G132DBVT1G | Same die, identical electrical specs, SC-74A package - differs only in marking code and tape/reel orientation. | No functional difference; both rated for −55 °C to +125 °C and AEC-Q100 Grade 1. | Select based on distributor stock and reel configuration (Q4 vs Q2 pin 1 orientation). |
| SN74LVC1G132DBVR | TTL-compatible input thresholds (VT+ ≈ 1.7 V), lower ICC (max 10 µA), same SC-74A package. | Better suited for 3.3 V-only systems with legacy TTL signaling; lacks 5.5 V input tolerance. | Choose SN74LVC1G132DBVR only if interfacing exclusively to 3.3 V logic and lower quiescent current is critical. |
Compared with MC74VHC1G132DBVT1G, NLVVHC1G132DTT1G offers identical performance but is specifically marked and tested for automotive use per AEC-Q100; versus SN74LVC1G132DBVR, it provides superior noise immunity and 5 V interface capability at the cost of slightly higher ICC.
Availability
NLVVHC1G132DTT1G is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body electronics, and USB-C port detection requiring stable component supply, long-lifecycle support, and AEC-Q100 compliance.
Supply support for NLVVHC1G132DTT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLVVHC1G132DTT1G belongs to onsemi's VHC logic family, designed for high-speed, low-power, noise-immune digital interfacing in space-constrained and thermally demanding environments.
FAQ
What is the input voltage threshold behavior of NLVVHC1G132DTT1G?
The NLVVHC1G132DTT1G features CMOS-level Schmitt-trigger inputs with VT+ = 2.2–3.85 V and VT− = 0.9–1.65 V (depending on VCC), providing 0.3–1.6 V hysteresis. This ensures reliable switching in presence of noise or slow signal edges. These values are measured and specified in the onsemi datasheet for NLVVHC1G132DTT1G across its full operating temperature and voltage range.
Does NLVVHC1G132DTT1G support level shifting between 3 V and 5 V systems?
Yes, NLVVHC1G132DTT1G supports bidirectional level shifting: its inputs tolerate up to 5.5 V regardless of VCC, and its outputs swing rail-to-rail. When powered from 3.3 V, it accepts 5 V inputs safely; when powered from 5 V, it drives 5 V logic levels. This capability is explicitly verified in the Absolute Maximum Ratings and Recommended Operating Conditions sections of the NLVVHC1G132DTT1G datasheet.
Is NLVVHC1G132DTT1G qualified for automotive applications?
Yes, NLVVHC1G132DTT1G carries the "−Q" suffix and is AEC-Q100 qualified (Grade 1, −40 °C to +125 °C), PPAP-capable, and manufactured in onsemi's certified automotive production sites. Its qualification covers thermal cycling, humidity testing, and lifetime reliability - all documented in the official NLVVHC1G132DTT1G product release and qualification reports.
What is the maximum output drive strength of NLVVHC1G132DTT1G at 3.0 V?
At VCC = 3.0 V, NLVVHC1G132DTT1G delivers ±8 mA output current (IOL/IOH) while maintaining VOL ≤ 0.52 V and VOH ≥ 2.34 V across −55 °C to +125 °C. This is confirmed in the DC Electrical Characteristics table for NLVVHC1G132DTT1G, ensuring compatibility with standard 3 V CMOS and TTL loads without external buffering.
How does the IOFF feature function in NLVVHC1G132DTT1G?
The IOFF feature in NLVVHC1G132DTT1G disables output drivers when VCC = 0 V, limiting output leakage to <10 µA even if input or output pins are biased to 5.5 V. This prevents back-powering of inactive circuit sections and supports hot-swap and partial power-down architectures - a behavior validated in the NLVVHC1G132DTT1G datasheet's DC characteristics and application notes.
NLVVHC1G132DTT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 74VHC
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- Schmitt Trigger
- Voltage - Supply:
- 2V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.65V ~ 1.45V
- Input Logic Level - High:
- 2.25V ~ 3.7V
- Max Propagation Delay @ V, Max CL:
- 9.7ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
NLVVHC1G132DTT1G FAQ
1.How can I place an order for NLVVHC1G132DTT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLVVHC1G132DTT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLVVHC1G132DTT1G reliable?
The price and inventory of NLVVHC1G132DTT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLVVHC1G132DTT1G is usually 5 days.
3.What payment methods are accepted for NLVVHC1G132DTT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLVVHC1G132DTT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLVVHC1G132DTT1G?
NLVVHC1G132DTT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLVVHC1G132DTT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLVVHC1G132DTT1G?
For technical support, including NLVVHC1G132DTT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLVVHC1G132DTT1G requirements.
6.How does Aetrix verify that NLVVHC1G132DTT1G is sourced from the original manufacturer or authorized distributors?
All NLVVHC1G132DTT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLVVHC1G132DTT1G meets industry standards.
7.What is the process for return or replacement of NLVVHC1G132DTT1G?
All NLVVHC1G132DTT1G units undergo pre-shipment inspection (PSI). If there is an issue with NLVVHC1G132DTT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLVVHC1G132DTT1G part is unused and in its original packaging.
Return procedure for NLVVHC1G132DTT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLVVHC1G132DTT1G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
