Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLVVHC1GT00DFT2G

Name: NLVVHC1GT00DFT2G
Brand: onsemi
SKU: NLVVHC1GT00DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLVVHC1GT00DFT2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NLVVHC1GT00DFT2G.pdf

Description:: IC GATE NAND 1CH 2-INP SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,545

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLVVHC1GT00DFT2G from onsemi is a single 2-input NAND gate with TTL-level input thresholds, designed for level-shifting and logic interfacing in mixed-voltage systems. It operates from 2.0 V to 5.5 V, delivers 3.5 ns propagation delay at 5 V (typ), supports 8 mA output drive at 3.0 V, and features over-voltage tolerant inputs/outputs up to 5.5 V - enabling robust 5 V-to-3 V signal translation in portable power management circuits.

For engineers reviewing the NLVVHC1GT00DFT2G datasheet, pinout, applications, or equivalent options, key selection criteria include input threshold compatibility (TTL vs. CMOS), IOFF partial power-down support, SC-88A package footprint constraints, and guaranteed operation across −55 °C to +125 °C industrial temperature range.

Technical Context

The NLVVHC1GT00DFT2G implements a standard 2-input NAND logic function using advanced VHC-series CMOS technology with TTL-compatible input thresholds (VIH = 1.0 V min at 2.0 V VCC; VIL = 0.28 V max). Its input structure tolerates voltages up to 5.5 V independent of supply, supporting safe interfacing between 5 V legacy circuits and 3 V microcontrollers.

Output stages include IOFF circuitry that disables I/O leakage when VCC = 0 V, preventing back-powering in partial power-down states. Propagation delay is specified down to 3.0 ns (typ) at 4.5–5.5 V with 15 pF load, and AC performance remains stable across −55 °C to +125 °C.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.0 V to 5.5 V - enables direct use in both 3.3 V and 5 V systems without level shifters.
tPD (Typ)	3.5 ns at 5 V, CL = 15 pF - ensures fast timing response in high-speed control logic paths.
VIH / VIL	1.0 V / 0.28 V min/max at 2.0 V - TTL-compatible thresholds allow direct connection to 5 V TTL outputs.
IOL / IOH	8 mA sink/source at 3.0 V - sufficient drive strength for fan-out to multiple CMOS inputs or LED indicators.
Input Tolerance	−0.5 V to +5.5 V - prevents damage during hot insertion or voltage mismatch between powered/unpowered domains.
IOFF Support	Active at VCC = 0 V - blocks current flow through I/O pins during system sleep, eliminating backfeed risks.
Operating Temp	−55 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and outdoor equipment.

Pinout & Package

NLVVHC1GT00DFT2G is packaged in SC-88A (Case 419A), a 5-pin surface-mount package measuring 2.1 mm × 1.25 mm × 0.95 mm with 0.65 mm pitch. Pin 1 is marked by a dot or beveled edge per JEDEC MO-178.

Pin	Circuit Role	Design Meaning
1	B (Input)	Second NAND input; accepts TTL- or CMOS-level signals up to 5.5 V regardless of VCC.
2	A (Input)	Primary NAND input; electrically identical to Pin 1, fully over-voltage tolerant.
3	GND	Ground reference for logic levels and internal ESD protection network.
4	Y (Output)	Inverted AND result; drives loads up to 8 mA while maintaining VOL ≤ 0.1 V at 3.0 V.
5	VCC	Positive supply; powers internal logic and enables IOFF behavior when de-energized.

Key Features

Feature	Design Value
TTL-Level Input Thresholds	VIH = 1.0 V min at 2.0 V VCC - eliminates need for external resistive dividers when interfacing with 5 V TTL sources.
Over-Voltage Tolerant I/O	Inputs and outputs withstand −0.5 V to +5.5 V - protects against supply sequencing errors and battery-backup transients.
IOFF Partial Power-Down	Leakage < 10 µA when VCC = 0 V - prevents unintended current paths in multi-rail systems during standby.
Wide Temperature Range	−55 °C to +125 °C operation - supports deployment in engine control units, industrial PLCs, and telecom infrastructure.
Pb-Free & RoHS Compliant	Halogen-free/BFR-free construction - meets global environmental compliance requirements for automotive and industrial end equipment.

Applications

Industrial Sensor Interface	Automotive Body Control Module
Use Scenario: Interfacing 5 V analog sensor outputs to 3.3 V microcontroller GPIO pins in factory automation systems. IC Role / Device Role / Timing Role: Level-shifting NAND gate performing active-low enable logic for sensor power control and fault signaling. Use Value: Eliminates discrete resistor-divider networks while guaranteeing noise-immune TTL-compatible thresholds and rail-to-rail input tolerance.	Use Scenario: Implementing door-lock status arbitration logic in vehicle body control modules where 5 V CAN subsystems communicate with 3.3 V MCU domains. IC Role / Device Role / Timing Role: Signal conditioning gate ensuring deterministic low-state assertion for lock actuator enable lines during power-up sequencing. Use Value: IOFF functionality prevents back-driving into unpowered MCU I/O banks during ignition-off states, improving system reliability.
Portable Medical Device Power Sequencing	Smart Energy Meter Communication Interface
Use Scenario: Controlling sequential power-up of 5 V display driver and 3.3 V RF transceiver in handheld diagnostic tools. IC Role / Device Role / Timing Role: NAND-based enable gate synchronizing power rails with reset assertion timing. Use Value: 3.5 ns propagation delay ensures sub-10 ns timing margins for critical power-on reset coordination.	Use Scenario: Isolating RS-485 transceiver control lines from 3.3 V metering SoC in utility-grade smart meters exposed to harsh EMI environments. IC Role / Device Role / Timing Role: Noise-immune logic buffer enforcing strict enable/disable timing for half-duplex bus arbitration. Use Value: Input capacitance of 4.0 pF (max) minimizes signal distortion on high-impedance control traces routed near noisy power converters.

Industrial Sensor Interface

Automotive Body Control Module

Use Scenario: Interfacing 5 V analog sensor outputs to 3.3 V microcontroller GPIO pins in factory automation systems.

IC Role / Device Role / Timing Role: Level-shifting NAND gate performing active-low enable logic for sensor power control and fault signaling.

Use Value: Eliminates discrete resistor-divider networks while guaranteeing noise-immune TTL-compatible thresholds and rail-to-rail input tolerance.

Use Scenario: Implementing door-lock status arbitration logic in vehicle body control modules where 5 V CAN subsystems communicate with 3.3 V MCU domains.

IC Role / Device Role / Timing Role: Signal conditioning gate ensuring deterministic low-state assertion for lock actuator enable lines during power-up sequencing.

Use Value: IOFF functionality prevents back-driving into unpowered MCU I/O banks during ignition-off states, improving system reliability.

Portable Medical Device Power Sequencing

Smart Energy Meter Communication Interface

Use Scenario: Controlling sequential power-up of 5 V display driver and 3.3 V RF transceiver in handheld diagnostic tools.

IC Role / Device Role / Timing Role: NAND-based enable gate synchronizing power rails with reset assertion timing.

Use Value: 3.5 ns propagation delay ensures sub-10 ns timing margins for critical power-on reset coordination.

Use Scenario: Isolating RS-485 transceiver control lines from 3.3 V metering SoC in utility-grade smart meters exposed to harsh EMI environments.

IC Role / Device Role / Timing Role: Noise-immune logic buffer enforcing strict enable/disable timing for half-duplex bus arbitration.

Use Value: Input capacitance of 4.0 pF (max) minimizes signal distortion on high-impedance control traces routed near noisy power converters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar single 2-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MC74VHC1G00DFT2G	CMOS-level input thresholds (VIH = 1.5 V min at 2.0 V); otherwise identical AC/DC specs and packaging.	Suitable where driving source is CMOS (e.g., 3.3 V FPGA I/O), not TTL.	Select NLVVHC1GT00DFT2G only when interfacing true 5 V TTL outputs; use MC74VHC1G00DFT2G for CMOS-driven designs.
SN74LVC1G00DBVR	Lower VCC range (1.65–5.5 V); faster tPD (2.5 ns typ at 3.3 V); no IOFF support; same SC-70-5 package.	Lacks over-voltage tolerance and IOFF - unsuitable for hot-swap or partial power-down systems.	Prefer NLVVHC1GT00DFT2G when interfacing 5 V sources or requiring VCC = 0 V isolation; choose SN74LVC1G00DBVR only for pure 3.3 V low-latency logic.

Compared with MC74VHC1G00DFT2G, NLVVHC1GT00DFT2G provides lower VIH/VIL thresholds essential for TTL compatibility, while SN74LVC1G00DBVR trades off over-voltage safety and IOFF for marginally better speed in single-supply 3.3 V domains - making NLVVHC1GT00DFT2G the only choice for robust mixed-voltage interface integrity.

Availability

NLVVHC1GT00DFT2G is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, portable medical device power sequencing, and smart energy meter communication interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for NLVVHC1GT00DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.

NLVVHC1GT00DFT2G belongs to the VHC logic family - engineered for high-speed, low-power, mixed-voltage interoperability in space-constrained embedded systems demanding industrial-grade reliability.

FAQ

What is the input voltage threshold specification for NLVVHC1GT00DFT2G?

The NLVVHC1GT00DFT2G features TTL-level input thresholds: VIH is 1.0 V minimum and VIL is 0.28 V maximum at VCC = 2.0 V, scaling to 2.0 V and 0.8 V respectively at VCC = 5.5 V. These values are explicitly defined in the "DC ELECTRICAL CHARACTERISTICS (MC74VHC1GT00)" table on page 5 of the datasheet, confirming its compatibility with standard 5 V TTL logic families without external biasing.

Does NLVVHC1GT00DFT2G support partial power-down operation?

Yes, NLVVHC1GT00DFT2G includes IOFF circuitry that actively disables input and output leakage paths when VCC = 0 V. Per the datasheet's "Features" section and DC characteristics table, IOFF is specified at ≤10 µA under this condition - preventing back-current flow into unpowered sections of a multi-rail system, a critical requirement in battery-backed or hot-pluggable designs.

Which package type is used by NLVVHC1GT00DFT2G?

NLVVHC1GT00DFT2G uses the SC-88A package (Case 419A), a 5-pin surface-mount outline measuring 2.1 mm × 1.25 mm × 0.95 mm with 0.65 mm lead pitch. This is confirmed in the "ORDERING INFORMATION" table on page 7, where "MC74VHC1GT00DFT2G" maps to "SC−88A" and "DF SUFFIX", and in the mechanical drawings on page 8.

Can NLVVHC1GT00DFT2G safely interface 5 V signals to a 3.3 V microcontroller?

Yes - NLVVHC1GT00DFT2G inputs tolerate up to 5.5 V regardless of VCC level, and its outputs swing rail-to-rail within the 3.3 V domain when VCC = 3.3 V. The datasheet confirms this capability in the "Features" section ("Inputs/Outputs Over−Voltage Tolerant up to 5.5 V") and Figure 1's logic symbol, enabling direct connection without external clamping or level-shifting components.

What is the maximum operating temperature range for NLVVHC1GT00DFT2G?

NLVVHC1GT00DFT2G is rated for operation from −55 °C to +125 °C, as specified in the "RECOMMENDED OPERATING CONDITIONS" table on page 3. This full industrial temperature range is validated across all electrical parameters and is supported by onsemi's qualification testing, making NLVVHC1GT00DFT2G suitable for under-hood automotive, industrial motor drives, and outdoor infrastructure applications.

NLVVHC1GT00DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74VHC

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 3V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: 0.53V ~ 0.8V

Input Logic Level - High:: 1.4V ~ 2V

Max Propagation Delay @ V, Max CL:: 7.9ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NLVVHC1GT00DFT2G FAQ

1.How can I place an order for NLVVHC1GT00DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NLVVHC1GT00DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLVVHC1GT00DFT2G reliable?

The price and inventory of NLVVHC1GT00DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLVVHC1GT00DFT2G is usually 5 days.

3.What payment methods are accepted for NLVVHC1GT00DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLVVHC1GT00DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLVVHC1GT00DFT2G?

NLVVHC1GT00DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLVVHC1GT00DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLVVHC1GT00DFT2G?

For technical support, including NLVVHC1GT00DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLVVHC1GT00DFT2G requirements.

6.How does Aetrix verify that NLVVHC1GT00DFT2G is sourced from the original manufacturer or authorized distributors?

All NLVVHC1GT00DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLVVHC1GT00DFT2G meets industry standards.

7.What is the process for return or replacement of NLVVHC1GT00DFT2G?

All NLVVHC1GT00DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NLVVHC1GT00DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLVVHC1GT00DFT2G part is unused and in its original packaging.

Return procedure for NLVVHC1GT00DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…