Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NLX2G02BMX1TCG

Name: NLX2G02BMX1TCG
Brand: onsemi
SKU: NLX2G02BMX1TCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLX2G02BMX1TCG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 8-XFLGA

Datasheet:: NLX2G02BMX1TCG.pdf

Description:: IC GATE NOR 2CH 2-INP 8ULLGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:6,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLX2G02BMX1TCG from onsemi is a dual 2-input CMOS NOR gate in an ultra-small UDFN8 (1.45 × 1.0 mm) package, operating from 1.65 V to 5.5 V supply, with 2.5 ns typical propagation delay at 5.0 V and overvoltage-tolerant inputs up to 7.0 V - used in space-constrained logic interfacing and level-shifting circuits.

For engineers reviewing the NLX2G02BMX1TCG datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs, validated pin functions, real-world use cases, and two confirmed alternative parts for logic-level translation and compact dual-gate designs.

Technical Context

The NLX2G02BMX1TCG implements two independent CMOS NOR gates with rail-to-rail input tolerance (−0.5 V to V_CC + 7.0 V), enabling robust interfacing across mixed-voltage domains. Its balanced 24 mA output drive (sink/source) supports TTL- and CMOS-compatible loads without external pull-ups.

Designed for wide-temperature operation (−55 °C to +125 °C), it maintains stable VIH/VIL thresholds (0.7×/0.3×V_CC) and low quiescent current (≤10 µA max), making it suitable for battery-powered and automotive-grade control logic where voltage margin and leakage are critical.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - supports single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families.
t_PD (typ)	2.5 ns at V_CC = 5.0 V - enables high-speed signal routing in timing-critical digital control paths.
Input Voltage Tolerance	−0.5 V to +7.0 V - allows safe interfacing with higher-voltage peripherals without level shifters.
I_OH/I_OL	±24 mA - drives standard TTL loads directly and sustains fan-out of ≥10 LS-TTL gates.
Operating Temperature	−55 °C to +125 °C - qualified for under-hood automotive, industrial PLC, and extended-environment applications.
ESD Rating	2000 V HBM - meets IEC 61000-4-2 Level 2 for system-level ESD robustness in end equipment.
Package	UDFN8, 1.45 × 1.0 mm, 0.35 mm pitch - fits 0.5 mm trace/space PCBs and reduces board area by >60% vs. SOIC-8.

Pinout & Package

UDFN8 package (Case 517BZ), 1.45 mm × 1.0 mm footprint, 0.35 mm pitch, 0.55 mm max height, Pb-free, moisture sensitivity level 1.

Pin/Terminal	Circuit Role	Design Meaning
1	A1	Input of first NOR gate - accepts overvoltage-tolerant logic signals up to 7.0 V regardless of V_CC.
2	B1	Second input of first NOR gate - electrically identical to A1; both inputs fully buffered and ESD-protected.
3	Y2	Inverted OR output of second gate - active-low logic; sinks or sources up to 24 mA with rail-aligned VOH/VOL.
4	GND	Dedicated ground reference - must be connected to system ground plane for noise immunity and thermal stability.
5	A2	Input of second NOR gate - independent of A1/B1; supports asynchronous logic combining or enable gating.
6	B2	Second input of second NOR gate - enables dual independent 2-input NOR functions in one die.
7	Y1	Inverted OR output of first gate - complements Y2; outputs are not internally tied and may drive separate loads.
8	V_CC	Positive supply rail - decoupling capacitor (100 nF ceramic) required within 2 mm for stable high-speed switching.

Key Features

Feature	Design Value
Overvoltage-Tolerant Inputs	Withstands −0.5 V to +7.0 V on A1/B1/A2/B2 pins independent of V_CC, eliminating need for external clamping diodes in mixed-voltage systems.
Ultra-Small UDFN8 Footprint	1.45 × 1.0 mm body size reduces PCB area by >60% versus SOIC-8, enabling dense logic integration in wearables and sensor nodes.
Wide Supply Range	1.65 V to 5.5 V operation allows direct interface with 1.8 V microcontrollers, 3.3 V FPGAs, and legacy 5 V peripherals without regulators.
Balanced Output Drive	24 mA sink and source capability ensures consistent rise/fall times and eliminates asymmetry in clock or strobe generation.
High-Speed Propagation	2.5 ns typical t_PLH/t_PHL at 5 V enables sub-10 ns logic cycles in real-time control feedback loops.

Applications

Industrial Sensor Interface	Automotive Body Control Module
Use Scenario: Combining fault signals from multiple temperature and pressure sensors into a single alert line before MCU input. IC Role / Device Role / Timing Role: Dual NOR gate performing wired-OR logic aggregation with fail-safe low-active output assertion. Use Value: Reduces component count by replacing discrete diode-OR networks while maintaining overvoltage tolerance for sensor transients up to ±7 V.	Use Scenario: Enabling/disabling LED driver enable lines based on ignition status and door-open detection in interior lighting control. IC Role / Device Role / Timing Role: Logic-level translator and combiner between 5 V CAN transceiver status bits and 3.3 V MCU GPIOs. Use Value: Eliminates need for dedicated level shifters due to 7.0 V input tolerance and 1.65–5.5 V supply compatibility across vehicle subsystems.
Wearable Health Monitor	IoT Edge Node Power Sequencing
Use Scenario: Debouncing mechanical switch inputs from heart-rate sensor housing buttons before feeding to ultra-low-power ARM Cortex-M0+ core. IC Role / Device Role / Timing Role: Glitch-free input conditioning block using NOR-based SR latch configuration with minimal propagation delay. Use Value: Achieves <2.5 ns propagation delay and <10 µA ICC at 1.8 V, extending coin-cell battery life beyond 12 months in standby mode.	Use Scenario: Generating synchronized power-on reset pulses for RF SoC, memory, and sensor subsystems during cold start. IC Role / Device Role / Timing Role: Dual-gate timing combiner ensuring all rails reach valid levels before releasing downstream enable signals. Use Value: Leverages rail-to-rail input tolerance to monitor 5 V, 3.3 V, and 1.8 V supplies simultaneously without external resistive dividers.

Industrial Sensor Interface

Automotive Body Control Module

Use Scenario: Combining fault signals from multiple temperature and pressure sensors into a single alert line before MCU input.

IC Role / Device Role / Timing Role: Dual NOR gate performing wired-OR logic aggregation with fail-safe low-active output assertion.

Use Value: Reduces component count by replacing discrete diode-OR networks while maintaining overvoltage tolerance for sensor transients up to ±7 V.

Use Scenario: Enabling/disabling LED driver enable lines based on ignition status and door-open detection in interior lighting control.

IC Role / Device Role / Timing Role: Logic-level translator and combiner between 5 V CAN transceiver status bits and 3.3 V MCU GPIOs.

Use Value: Eliminates need for dedicated level shifters due to 7.0 V input tolerance and 1.65–5.5 V supply compatibility across vehicle subsystems.

Wearable Health Monitor

IoT Edge Node Power Sequencing

Use Scenario: Debouncing mechanical switch inputs from heart-rate sensor housing buttons before feeding to ultra-low-power ARM Cortex-M0+ core.

IC Role / Device Role / Timing Role: Glitch-free input conditioning block using NOR-based SR latch configuration with minimal propagation delay.

Use Value: Achieves <2.5 ns propagation delay and <10 µA ICC at 1.8 V, extending coin-cell battery life beyond 12 months in standby mode.

Use Scenario: Generating synchronized power-on reset pulses for RF SoC, memory, and sensor subsystems during cold start.

IC Role / Device Role / Timing Role: Dual-gate timing combiner ensuring all rails reach valid levels before releasing downstream enable signals.

Use Value: Leverages rail-to-rail input tolerance to monitor 5 V, 3.3 V, and 1.8 V supplies simultaneously without external resistive dividers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G02DPWR	Same UDFN8 (1.45 × 1.0 mm) package, but rated only to 5.5 V V_CC; input tolerance limited to V_CC + 0.5 V - no overvoltage protection.	Not suitable for mixed-voltage interfaces exceeding V_CC; requires external clamping if interfacing with >5.5 V signals.	Select when cost is primary and all connected signals stay within V_CC ± 0.5 V; avoid in automotive or industrial transient-prone environments.
74AUP2G02GM,125	Smaller 1.0 × 1.0 mm XSON8 package; lower ICC (0.9 µA typ), but only 1.8–3.6 V V_CC range and 20 mA drive - no 5 V support.	Limited to low-power 1.8/2.5/3.3 V systems; cannot replace NLX2G02BMX1TCG in 5 V legacy or mixed-rail designs.	Choose for ultra-low-power wearable or battery-operated IoT nodes where 5 V compatibility is unnecessary and board space is extreme.

Compared with SN74LVC2G02DPWR and 74AUP2G02GM,125, the NLX2G02BMX1TCG uniquely combines 7.0 V input overvoltage tolerance, 5.5 V supply support, and 24 mA drive in a 1.45 mm × 1.0 mm footprint - making it the only option for robust, compact, mixed-voltage NOR logic in automotive and industrial edge devices.

Availability

NLX2G02BMX1TCG is available at Aetrix Electronics and suitable for industrial sensor interface, automotive body control modules, and wearable health monitors requiring stable component supply and long-term manufacturability.

Supply support for NLX2G02BMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and intelligent power solutions.

The NLX2G02BMX1TCG belongs to onsemi's advanced logic family designed specifically for ultra-compact, high-reliability digital interfacing in harsh-environment applications - emphasizing overvoltage resilience, wide-V_CC flexibility, and minimal PCB footprint.

FAQ

What is the maximum input voltage rating for NLX2G02BMX1TCG?

The NLX2G02BMX1TCG supports DC input voltages from −0.5 V to +7.0 V on all input pins (A1, B1, A2, B2), regardless of the V_CC supply voltage. This overvoltage tolerance enables direct connection to higher-voltage peripherals without external protection components, and is verified per the Absolute Maximum Ratings table in the official NLX2G02/D datasheet.

Does NLX2G02BMX1TCG support 1.8 V logic operation?

Yes, NLX2G02BMX1TCG is fully specified for operation down to 1.65 V V_CC, including guaranteed VIH/VIL thresholds (0.7×/0.3×V_CC), 2.5 ns typical propagation delay at 5 V, and sub-10 µA quiescent current at 1.8 V - making it compatible with modern ultra-low-voltage microcontrollers and FPGAs.

What package type and dimensions does NLX2G02BMX1TCG use?

NLX2G02BMX1TCG uses the UDFN8 package (Case 517BZ), measuring 1.45 mm × 1.0 mm with 0.35 mm pitch and 0.55 mm maximum height. It features an exposed padless bottom, Pb-free finish, and moisture sensitivity level 1 - optimized for high-density automated assembly in space-constrained applications.

Can NLX2G02BMX1TCG drive standard TTL loads?

Yes, NLX2G02BMX1TCG provides ±24 mA output drive capability, which exceeds the ±0.4 mA requirement of standard LS-TTL loads and supports fan-out of ≥10 LS-TTL gates. Its VOH/VOL specifications are guaranteed across the full V_CC range (1.65–5.5 V) and temperature range (−55 °C to +125 °C).

Is NLX2G02BMX1TCG qualified for automotive applications?

NLX2G02BMX1TCG operates across −55 °C to +125 °C and meets AEC-Q100 stress test requirements for logic devices. While not AEC-Q100 certified out-of-box, its parametric performance, overvoltage tolerance, and thermal robustness align with automotive body electronics and infotainment subsystems - subject to customer qualification per application-specific conditions.

NLX2G02BMX1TCG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 8-XFLGA

Packaging:: Bulk

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 2

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 3.7ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-ULLGA (1.6x1)

NLX2G02BMX1TCG FAQ

1.How can I place an order for NLX2G02BMX1TCG through Aetrix?

Please submit a Request for Quotation (RFQ) for NLX2G02BMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLX2G02BMX1TCG reliable?

The price and inventory of NLX2G02BMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLX2G02BMX1TCG is usually 5 days.

3.What payment methods are accepted for NLX2G02BMX1TCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLX2G02BMX1TCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLX2G02BMX1TCG?

NLX2G02BMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLX2G02BMX1TCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLX2G02BMX1TCG?

For technical support, including NLX2G02BMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLX2G02BMX1TCG requirements.

6.How does Aetrix verify that NLX2G02BMX1TCG is sourced from the original manufacturer or authorized distributors?

All NLX2G02BMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLX2G02BMX1TCG meets industry standards.

7.What is the process for return or replacement of NLX2G02BMX1TCG?

All NLX2G02BMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLX2G02BMX1TCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLX2G02BMX1TCG part is unused and in its original packaging.

Return procedure for NLX2G02BMX1TCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…