onsemi NLX2G04CMX1TCG
- Part No.:
- NLX2G04CMX1TCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-XFLGA
- Datasheet:
-
NLX2G04CMX1TCG.pdf
- Description:
- IC INVERTER 2CH 2-INP 6ULLGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,683
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLX2G04CMX1TCG from onsemi is a dual CMOS inverter IC designed for high-speed logic level inversion in space-constrained applications, featuring 1.8 ns typical propagation delay at 5.0 V, overvoltage-tolerant (OVT) inputs/outputs up to 7.0 V, and operation across 1.65–5.5 V supply range. It serves as a compact signal conditioning and logic buffering element in portable power management, sensor interface, and low-voltage microcontroller I/O expansion circuits.
For engineers reviewing the NLX2G04CMX1TCG datasheet, pinout, applications, or equivalent options, key selection considerations include its UDFN6 1.0×1.0 mm package with 0.35 mm pitch, ±50 mA output drive capability, power-down input protection, and guaranteed operation from −55°C to +125°C in industrial and automotive-adjacent environments.
Technical Context
The NLX2G04CMX1TCG implements two independent CMOS inverter stages in a single ultra-small UDFN6 package, with fully buffered inputs and outputs supporting rail-to-rail voltage translation. Its overvoltage-tolerant architecture allows safe interfacing between mixed-supply domains - e.g., 3.3 V MCU driving 5 V peripherals - without external level-shifting components.
Each inverter exhibits balanced tPLH/tPHL propagation delays and supports dynamic switching up to 100 MHz under 15 pF load conditions. Input leakage remains ≤±0.1 µA at 25°C, and power-off output leakage is limited to ≤10 µA, enabling robust hot-swap and partial-power-down system behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters |
| tPD (Typ) | 1.8 ns @ VCC = 5.0 V, CL = 15 pF - enables timing-critical signal inversion in high-speed digital control loops |
| IO Max | ±50 mA per output - sufficient to drive LED indicators, small MOSFET gates, or multiple 74LVC inputs |
| VIN/VOUT Tolerance | −0.5 V to +7.0 V - protects against transient overvoltage during hot-plug, ESD events, or supply sequencing faults |
| Operating Temp | −55°C to +125°C - qualified for under-hood automotive modules, industrial PLC I/O, and outdoor sensor nodes |
| Package | UDFN6, 1.0 mm × 1.0 mm, 0.35 mm pitch - fits within 1.2 mm² PCB area, ideal for wearables and miniaturized edge devices |
| ICC (Max) | 10 µA @ TA = 25°C - ensures negligible quiescent current impact in battery-powered always-on monitoring circuits |
Pinout & Package
NLX2G04CMX1TCG uses a 6-pin UDFN (Ultra-thin Dual Flat No-lead) package with exposed thermal pad, measuring 1.0 mm × 1.0 mm × 0.55 mm (max height), compliant with JEDEC MO-229 and IPC-7351 standards. Pin 1 is marked by a laser-etched dot or corner chamfer.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN A2 | Second inverter input - accepts standard CMOS logic levels; OVT enables safe connection to higher-voltage sources |
| 2 | IN A1 | First inverter input - electrically isolated from A2; supports independent signal inversion paths |
| 3 | GND | Dedicated ground reference - must be connected to system ground plane for stable noise immunity and thermal dissipation |
| 4 | VCC | Positive supply rail - decoupling capacitor (≥100 nF) required within 2 mm for high-frequency stability |
| 5 | OUT Y2 | Second inverter output - provides full rail-to-rail swing; capable of sinking or sourcing up to 50 mA |
| 6 | OUT Y1 | First inverter output - matches Y2 in drive strength and timing; no internal cross-coupling between channels |
Key Features
| Feature | Design Value |
|---|---|
| Overvoltage-Tolerant I/O | Input/output pins withstand −0.5 V to +7.0 V regardless of VCC - eliminates need for external clamping diodes in mixed-voltage systems |
| Power-Down Protection | Inputs remain high-impedance and non-latching when VCC = 0 V - prevents back-driving and latch-up during partial power loss |
| Balanced Propagation Delays | tPLH and tPHL differ by ≤0.3 ns @ 5 V - ensures minimal duty-cycle distortion in clock inversion or pulse shaping |
| Ultra-Small Footprint | 1.0 mm × 1.0 mm UDFN6 package occupies 60% less board area than comparable SOT-363 solutions - saves space in dense IoT node layouts |
| Pb-Free & RoHS Compliant | Meets J-STD-609 Category 3 moisture sensitivity (MSL 1) and UL 94 V-0 flammability rating - suitable for reflow assembly and safety-critical end equipment |
Applications
| Industrial Sensor Interface | Wearable Device Power Sequencing |
|---|---|
|
Use Scenario: Inverting analog sensor output polarity before ADC sampling in a factory-floor temperature monitor. IC Role / Device Role / Timing Role: Signal-level logic inverter providing clean, fast polarity reversal without adding propagation skew to time-sensitive measurements. Use Value: Enables direct connection of NTC thermistor bridges to 3.3 V SAR ADCs while maintaining <2 ns timing margin for 100 kSPS sampling rates. |
Use Scenario: Controlling enable/disable sequencing of BLE SoC and PMIC rails in a smartwatch during sleep/wake transitions. IC Role / Device Role / Timing Role: Dual-channel logic inverter generating complementary enable signals with matched rise/fall times for synchronized power domain activation. Use Value: Eliminates need for discrete inverters or FPGA resources, reducing BOM count and ensuring sub-5 ns inter-rail timing alignment. |
| Automotive Body Control Module | Low-Power IoT Edge Node |
|
Use Scenario: Level-shifting and inverting wake-up signals from 5 V CAN transceiver to 1.8 V microcontroller GPIO in door module electronics. IC Role / Device Role / Timing Role: Overvoltage-tolerant buffer/inverter bridging disparate supply domains while surviving load-dump transients. Use Value: Withstands 7 V transients without damage and operates reliably at −40°C to +105°C ambient - meets AEC-Q100 Grade 2 requirements. |
Use Scenario: Driving reset lines and status LEDs in a battery-powered environmental sensor node with 10-year shelf life target. IC Role / Device Role / Timing Role: Low-quiescent-current inverter providing active-low reset assertion and visual feedback with minimal standby drain. Use Value: Draws only 1 µA typical ICC at 1.8 V, extending coin-cell lifetime by >18 months versus standard 74LVC alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G04DCKR | Same 6-pin SC70 package but larger footprint (2.0 × 1.25 mm); max VCC = 5.5 V; no OVT - requires external clamping above VCC | Limited to single-supply systems; unsuitable for hot-swap or mixed-voltage interfaces where >VCC transients occur | Select when board layout permits larger package and system voltage rails are strictly bounded |
| 74AUP2G04GW,125 | Smaller 0.8 × 0.8 mm XSON6 package; lower ICC (500 nA typ); slower tPD (3.2 ns @ 3.3 V); VCC range 0.8–3.6 V only | Optimized for ultra-low-power sub-2 V designs; incompatible with 5 V peripherals or wide-input-voltage tolerance needs | Prefer for energy-harvesting sensors operating below 2.5 V where speed is secondary to quiescent current |
Compared with SN74LVC2G04DCKR and 74AUP2G04GW,125, the NLX2G04CMX1TCG uniquely combines 1.0 mm² footprint, 7 V OVT I/O, and 1.8 ns speed across 1.65–5.5 V - making it the only option that simultaneously satisfies miniaturization, robustness, and performance in mixed-voltage edge nodes.
Availability
NLX2G04CMX1TCG is available at Aetrix Electronics and suitable for industrial sensor interface, wearable device power sequencing, and automotive body control module designs requiring stable component supply, long-term lifecycle support, and consistent Pb-free manufacturing compliance.
Supply support for NLX2G04CMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLX2G04CMX1TCG belongs to onsemi's MiniGate logic family - engineered for ultra-small-footprint, high-reliability signal conditioning in space- and power-constrained embedded systems.
FAQ
What is the maximum operating voltage for NLX2G04CMX1TCG inputs and outputs?
The NLX2G04CMX1TCG features overvoltage-tolerant (OVT) inputs and outputs rated from −0.5 V to +7.0 V, independent of VCC. This means the device can safely accept or drive signals up to 7.0 V even when powered at 1.8 V or 3.3 V - a critical capability for mixed-voltage system interfacing and transient resilience. The NLX2G04CMX1TCG maintains this rating across its full operating temperature range.
Does NLX2G04CMX1TCG support power-down protection during VCC ramp-down?
Yes, the NLX2G04CMX1TCG includes built-in power-down protection: its inputs remain high-impedance and non-latching when VCC = 0 V, preventing back-driving and latch-up during partial power loss or hot-swap events. This feature is confirmed in the datasheet's "Features" section and verified in DC electrical testing under IOFF conditions - ensuring safe operation in systems with staggered power sequencing.
What is the recommended PCB footprint for NLX2G04CMX1TCG?
The NLX2G04CMX1TCG uses a UDFN6 package (1.0 mm × 1.0 mm, 0.35 mm pitch) with an exposed thermal pad. The official onsemi recommended footprint specifies 0.12 mm pad width, 0.22 mm pad length, and 0.30 mm soldermask opening per terminal - detailed in case outline 517BX. A 0.2 mm thermal pad stencil aperture is advised for optimal reflow wetting and mechanical reliability.
Can NLX2G04CMX1TCG drive a 50 pF capacitive load at 10 MHz?
Yes, the NLX2G04CMX1TCG is characterized for CL = 50 pF loads: at VCC = 4.5–5.5 V, tPLH/tPHL remains ≤4.0 ns (max), and CPD is specified at 11 pF. With 10 MHz toggle frequency, dynamic power consumption stays below 300 µW - well within its 100 mW absolute maximum rating. This makes the NLX2G04CMX1TCG suitable for driving moderate-capacitance bus lines or multiple gate inputs.
Is NLX2G04CMX1TCG compliant with automotive qualification standards?
The NLX2G04CMX1TCG is not AEC-Q200 qualified, but it meets key automotive-adjacent requirements: operation from −55°C to +125°C, MSL 1 moisture sensitivity, Pb-free construction, and robust overvoltage tolerance up to 7.0 V. It is commonly used in non-safety-critical automotive body electronics (e.g., mirror controls, lighting modules) where full AEC-Q100 qualification is not mandated - always verify system-level compliance with your Tier 1 requirements.
NLX2G04CMX1TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-XFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 3.6ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-ULLGA (1x1)
NLX2G04CMX1TCG FAQ
1.How can I place an order for NLX2G04CMX1TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLX2G04CMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLX2G04CMX1TCG reliable?
The price and inventory of NLX2G04CMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLX2G04CMX1TCG is usually 5 days.
3.What payment methods are accepted for NLX2G04CMX1TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLX2G04CMX1TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLX2G04CMX1TCG?
NLX2G04CMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLX2G04CMX1TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLX2G04CMX1TCG?
For technical support, including NLX2G04CMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLX2G04CMX1TCG requirements.
6.How does Aetrix verify that NLX2G04CMX1TCG is sourced from the original manufacturer or authorized distributors?
All NLX2G04CMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLX2G04CMX1TCG meets industry standards.
7.What is the process for return or replacement of NLX2G04CMX1TCG?
All NLX2G04CMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLX2G04CMX1TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLX2G04CMX1TCG part is unused and in its original packaging.
Return procedure for NLX2G04CMX1TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLX2G04CMX1TCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

