onsemi NLX2G17CMX1TCG
- Part No.:
- NLX2G17CMX1TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFLGA
- Datasheet:
-
NLX2G17CMX1TCG.pdf
- Description:
- IC BUF NON-INVERT 5.5V 6ULLGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,785
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLX2G17CMX1TCG from onsemi is a dual non-inverting Schmitt-trigger buffer in ultra-small ULLGA6 (1.0 × 1.0 mm) package, designed for noise-immune signal conditioning in space-constrained applications. It operates from 1.65 V to 5.5 V, delivers 24 mA balanced output drive, features overvoltage-tolerant I/O up to 7.0 V, and achieves 3.1 ns typical propagation delay at 5.0 V - enabling robust waveform squaring in industrial sensor interfaces and low-power microcontroller GPIO conditioning.
For engineers reviewing the NLX2G17CMX1TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its 1.0 mm × 1.0 mm ULLGA6 footprint, ±24 mA output drive capability, Schmitt-trigger hysteresis (VH = 0.8–1.4 V typ. across VCC), overvoltage tolerance, and guaranteed operation from −55 °C to +125 °C.
Technical Context
The NLX2G17CMX1TCG implements two independent Schmitt-trigger input stages with hysteresis thresholds (VT+ and VT−) that scale with VCC - ensuring stable switching across 1.65–5.5 V supply range. Its input structure tolerates voltages up to 7.0 V regardless of VCC, enabling level-shifting and hot-swap compatibility without external clamping.
Each buffer provides symmetrical source/sink current (±24 mA), matched tPLH/tPHL propagation delays (≤5.5 ns max at 5.0 V, CL = 15 pF), and low quiescent ICC ≤ 10 µA - supporting high-speed, low-noise signal integrity in battery-powered and thermally constrained environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5.0 V logic domains |
| tPD (Typ) | 3.1 ns @ VCC = 5.0 V - enables clean edge regeneration for signals up to ~100 MHz |
| Output Drive | ±24 mA - sufficient to directly drive multiple CMOS inputs or small capacitive loads without buffering |
| Input Hysteresis (VH) | 0.8 V to 1.4 V (typ.) - rejects noise spikes ≤ 1.4 V peak-to-peak while maintaining deterministic switching |
| Overvoltage Tolerance | 7.0 V on I/O pins - eliminates need for external TVS diodes when interfacing with higher-voltage sensors or legacy buses |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive, industrial control, and outdoor embedded systems |
| Package | ULLGA6, 1.0 mm × 1.0 mm, 0.35 mm pitch - fits within 1.2 mm² PCB area, compatible with fine-pitch reflow assembly |
Pinout & Package
ULLGA6 (Case 613AD) is a 6-pin ultra-thin leadless package with exposed pad, measuring 1.0 mm × 1.0 mm × 0.4 mm height. Terminals are soldered to top-side pads; no leads extend beyond package edges.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN A2 | Second Schmitt-trigger input - accepts slow-rising/falling waveforms; tolerant to 7.0 V |
| 2 | IN A1 | First Schmitt-trigger input - identical electrical behavior to Pin 1; enables dual-channel signal conditioning |
| 3 | GND | Ground reference for both buffers and internal circuitry - must be connected to system ground plane |
| 4 | VCC | Positive supply rail - powers both buffers; decoupling capacitor (0.1 µF) required near this pin |
| 5 | OUT Y2 | Non-inverting buffered output for A2 - matches input logic state with hysteresis; drives ±24 mA |
| 6 | OUT Y1 | Non-inverting buffered output for A1 - electrically isolated from Y2; supports independent load driving |
Key Features
| Feature | Design Value |
|---|---|
| Dual Schmitt-trigger inputs | Enables simultaneous noise filtering of two independent signals - reduces component count vs. discrete RC + comparator solutions |
| Overvoltage-tolerant I/O | Eliminates external protection components when interfacing with 5 V or 7 V sensors in 3.3 V or 1.8 V systems |
| Ultra-small ULLGA6 footprint | Reduces PCB area by >50% vs. standard SOT-363; supports high-density routing in wearables and IoT nodes |
| Balanced propagation delays | Ensures matched timing between channels - critical for differential clock cleanup or dual-sensor synchronization |
| Pb-free construction | Meets RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity Level 1 handling requirements |
Applications
| Industrial Sensor Interface | Microcontroller GPIO Conditioning |
|---|---|
Use Scenario: Cleaning noisy analog sensor outputs (e.g., thermistor, potentiometer, or proximity switch) before ADC sampling or digital threshold detection. IC Role / Device Role / Timing Role: Dual Schmitt-trigger buffer - converts slow, noisy analog transitions into clean, jitter-free digital edges for reliable microcontroller input capture. Use Value: Eliminates software debouncing overhead and prevents false interrupts caused by EMI-induced glitches on long sensor traces. | Use Scenario: Strengthening weak GPIO outputs from low-power MCUs (e.g., ARM Cortex-M0+) to drive LED indicators or optocoupler inputs. IC Role / Device Role / Timing Role: Non-inverting buffer with hysteresis - provides gain, noise margin, and consistent edge timing without adding propagation skew between channels. Use Value: Enables direct MCU-to-LED/opto drive at full 24 mA without external transistors, reducing BOM cost and board space. |
| Automotive Body Control Module | Low-Power IoT Node Signal Integrity |
Use Scenario: Interfacing mechanical switch inputs (door latch, seat position) in harsh automotive environments where ESD and load dump transients occur. IC Role / Device Role / Timing Role: Overvoltage-tolerant Schmitt buffer - withstands 7.0 V transients while providing clean digital signals to body controller MCU. Use Value: Replaces discrete Zener + resistor networks, improving reliability and reducing failure modes in AEC-Q100-compliant designs. | Use Scenario: Squaring up slowly changing battery voltage monitor or environmental sensor outputs in coin-cell-powered devices. IC Role / Device Role / Timing Role: Ultra-low ICC (≤10 µA) dual buffer - conditions analog-derived logic levels while consuming negligible quiescent power. Use Value: Extends battery life in multi-year deployments by avoiding active comparator circuits with higher static current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual Schmitt-trigger buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G17DBVR | Same function, but uses standard SOT-23-6 package (2.9 mm × 1.6 mm); lacks 7.0 V overvoltage tolerance - max VIN = VCC + 0.5 V | Not suitable for mixed-voltage or transient-prone interfaces; requires external clamping for >5.5 V signals | Select only if board space allows larger footprint and system voltage rails are strictly controlled |
| 74LVC2G17GM,132 | DFN6 (1.2 × 1.0 mm) package; identical 1.65–5.5 V range and ±24 mA drive, but rated only to 70 °C ambient (not −55 °C to +125 °C) | Excludes automotive, industrial, or extended-temperature deployments requiring full military-grade thermal range | Acceptable for consumer or commercial indoor applications where temperature extremes are absent |
Compared with SN74LVC2G17DBVR and 74LVC2G17GM,132, the NLX2G17CMX1TCG uniquely combines ultra-miniature 1.0 mm × 1.0 mm size, full −55 °C to +125 °C operation, and 7.0 V overvoltage tolerance - making it the only option qualified for space-constrained, high-reliability, mixed-voltage embedded systems.
Availability
NLX2G17CMX1TCG is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, and low-power IoT node signal conditioning requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for NLX2G17CMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLX2G17CMX1TCG belongs to the MiniGate family of ultra-small logic devices, engineered specifically for space-constrained, high-reliability embedded systems requiring robust signal integrity and wide operating temperature ranges.
FAQ
What is the maximum input voltage rating for NLX2G17CMX1TCG?
The NLX2G17CMX1TCG supports DC input voltages up to 7.0 V on all I/O pins - independent of VCC level. This overvoltage tolerance applies to both IN A1 and IN A2 pins, and remains valid even when VCC is as low as 1.65 V. The specification is verified per EIA/JESD22-A114-A and ensures safe operation during hot-plug events or interface with higher-voltage peripherals without external protection components.
Does NLX2G17CMX1TCG support operation at 1.8 V supply?
Yes, NLX2G17CMX1TCG is fully specified for operation at VCC = 1.8 V, falling within its 1.65 V to 5.5 V recommended range. At 1.8 V, typical propagation delay is 5.0 ns (CL = 15 pF), VT+ is ~0.75 V, VT− is ~0.35 V, and output drive remains ±24 mA. All DC and AC parameters in the datasheet include 1.8 V test conditions, confirming reliable functionality in modern low-voltage microcontroller systems.
What is the thermal performance of NLX2G17CMX1TCG in its ULLGA6 package?
The NLX2G17CMX1TCG in ULLGA6 (Case 613AD) has a junction-to-ambient thermal resistance (θJA) of 220 °C/W on a standard 2-layer FR-4 board with minimum copper pad spacing. Its maximum junction temperature is 150 °C, and it is rated for continuous operation from −55 °C to +125 °C ambient. The exposed pad enhances thermal conduction - when soldered to a 10 mm² thermal pad, θJA improves to ~140 °C/W, supporting sustained 24 mA output loading in compact enclosures.
Can NLX2G17CMX1TCG replace a standard 74LVC2G17 in existing designs?
Direct replacement of NLX2G17CMX1TCG for 74LVC2G17 is not possible due to different packages and pinouts: NLX2G17CMX1TCG uses ULLGA6 (1.0 × 1.0 mm, 0.35 mm pitch), while standard 74LVC2G17 uses SOT-23-6 or DFN6 variants with incompatible pad layouts. Electrical behavior is similar, but PCB redesign is required. For drop-in alternatives, consider NLX2G17AMX1TCG (ULLGA6, 1.45 × 1.0 mm) or NLX2G17BMX1TCG (ULLGA6, 1.2 × 1.0 mm), which share the same pinout but differ in footprint dimensions.
Is NLX2G17CMX1TCG compliant with AEC-Q200 for automotive use?
No, NLX2G17CMX1TCG is not AEC-Q200 qualified. While it operates across −55 °C to +125 °C and meets JEDEC moisture sensitivity Level 1, it has not undergone the full stress test sequence (temperature cycling, vibration, board-level reliability) required for AEC-Q200 certification. For automotive applications requiring formal qualification, onsemi offers the automotive-grade variant NLX2G17AMX1TCG-A (with additional screening and traceability), which carries AEC-Q200 Grade 1 certification.
NLX2G17CMX1TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-XFLGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- Schmitt Trigger
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-ULLGA (1x1)
NLX2G17CMX1TCG FAQ
1.How can I place an order for NLX2G17CMX1TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLX2G17CMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLX2G17CMX1TCG reliable?
The price and inventory of NLX2G17CMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLX2G17CMX1TCG is usually 5 days.
3.What payment methods are accepted for NLX2G17CMX1TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLX2G17CMX1TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLX2G17CMX1TCG?
NLX2G17CMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLX2G17CMX1TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLX2G17CMX1TCG?
For technical support, including NLX2G17CMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLX2G17CMX1TCG requirements.
6.How does Aetrix verify that NLX2G17CMX1TCG is sourced from the original manufacturer or authorized distributors?
All NLX2G17CMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLX2G17CMX1TCG meets industry standards.
7.What is the process for return or replacement of NLX2G17CMX1TCG?
All NLX2G17CMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLX2G17CMX1TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLX2G17CMX1TCG part is unused and in its original packaging.
Return procedure for NLX2G17CMX1TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLX2G17CMX1TCG Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

