onsemi NLX2G86MUTCG
- Part No.:
- NLX2G86MUTCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 8-UFQFN
- Datasheet:
-
NLX2G86MUTCG.pdf
- Description:
- IC GATE XOR 2CH 2-INP 8UQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLX2G86MUTCG from onsemi is a dual 2-input XOR gate IC operating from 1.65 V to 5.5 V, delivering 2.4 ns typical propagation delay at 5.0 V, 24 mA balanced output drive, and over-voltage tolerant I/O-used in level-shifting logic interfaces and high-speed digital control circuits.
For engineers reviewing the NLX2G86MUTCG datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, validated UQFN8 pin mapping, confirmed LVTTL/LVCMOS compatibility, and real-world design implications for mixed-voltage system integration.
Technical Context
The NLX2G86MUTCG implements two independent XOR logic functions with true complementary outputs, supporting rail-to-rail input operation up to 7.0 V (beyond VCC) and full 5.5 V output swing. Its design enables direct interfacing between 1.8 V, 2.5 V, 3.3 V, and 5.0 V logic domains without external level shifters.
It features near-zero static supply current (<10 µA), 2.5 pF typical input capacitance, and 9–11 pF power-dissipation capacitance-enabling low-noise, low-power operation in battery-sensitive and high-density PCB layouts where dynamic switching efficiency matters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - supports single-supply operation across LVTTL, LVCMOS, and mixed-voltage systems |
| Propagation Delay (tPD) | 2.4 ns (typ) at VCC = 5.0 V - enables sub-400 MHz toggle rates in critical timing paths |
| Output Drive Strength | ±24 mA - sustains robust signal integrity driving 50 Ω transmission lines or multiple CMOS inputs |
| Input Voltage Tolerance | −0.5 V to 7.0 V - allows safe connection to higher-voltage buses without clamping diodes |
| Quiescent ICC | <10 µA - minimizes standby power in always-on logic monitoring and wake-up circuits |
| Operating Temperature | −40 °C to +125 °C - qualified for automotive under-hood and industrial control environments |
Pinout & Package
Package: UQFN8 (1.60 mm × 1.60 mm, 0.50 mm pitch), exposed thermal pad, Pb-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Y1 (Output) | Exclusive-OR result of A1 and B1 - drives downstream logic or feedback path |
| 2 | B2 (Input) | Second input to XOR2 - accepts voltage levels up to 7.0 V regardless of VCC |
| 3 | A2 (Input) | First input to XOR2 - compatible with 1.65–5.5 V logic families |
| 4 | GND | Ground reference for both logic sections - must be low-inductance connection |
| 5 | Y2 (Output) | Exclusive-OR result of A2 and B2 - electrically isolated from Y1 but shares VCC/GND |
| 6 | B1 (Input) | Second input to XOR1 - supports fast edge transitions (min 0.15 ns/V at 1.8 V) |
| 7 | A1 (Input) | First input to XOR1 - internally terminated; unused inputs must be tied high/low |
| 8 | VCC | Power supply for both gates - decoupling capacitor required within 2 mm |
Key Features
| Feature | Design Value |
|---|---|
| High-Speed Logic | 2.4 ns tPD at 5 V enables use in clock-domain crossing and parity generation at >200 MHz |
| Voltage-Level Flexibility | Operates from 1.65 V to 5.5 V while accepting 0–7.0 V inputs - eliminates need for discrete level translators |
| Robust Output Drive | 24 mA sink/source symmetry ensures clean rise/fall times into 50 Ω loads or fan-out ≥10 |
| Ultra-Low Static Power | Sub-10 µA ICC reduces system-level quiescent current in battery-backed status monitors |
| Pb-Free & MSL-1 | UQFN8 package meets RoHS and JEDEC J-STD-020 requirements for reflow compatibility |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
Use Scenario: Detecting mismatched sensor states (e.g., door open/closed vs latch position) in real time. IC Role / Device Role / Timing Role: Dual XOR gate performing real-time logical comparison of redundant switch inputs. Use Value: Enables fail-safe detection of conflicting signals with <2.4 ns latency-critical for ASIL-B diagnostic response timing. | Use Scenario: Generating enable/disable pulses for LED driver ICs based on CAN message payload parity. IC Role / Device Role / Timing Role: XOR-based parity checker feeding microcontroller interrupt input. Use Value: Provides hardware-accelerated error detection with zero CPU overhead and deterministic 2.4 ns response. |
| USB-C Port Controller Logic | Medical Infusion Pump Safety Circuit |
Use Scenario: Validating CC line polarity and orientation handshake during USB-C plug insertion. IC Role / Device Role / Timing Role: Dual XOR comparing differential CC1/CC2 states to determine cable orientation. Use Value: Delivers sub-5 ns decision latency for immediate VCONN power routing-meeting USB PD 3.1 timing budgets. | Use Scenario: Cross-checking motor direction command and encoder feedback before actuation. IC Role / Device Role / Timing Role: Real-time XOR comparator verifying command/reply consistency in safety-critical loop. Use Value: Meets IEC 62304 Class C requirement for hardware-based fault detection with <3 ns worst-case latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual XOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NC7WZ86P6X | Same logic function, SC-70-6 package (single XOR), no over-voltage tolerance | Limited to ≤3.6 V systems; requires external clamping for 5 V bus interfacing | Select when board space is constrained and voltage domain is strictly ≤3.3 V |
| SN74LVC2G86DCUR | Identical dual XOR function, same UQFN8 footprint, but rated only to 5.5 V VIO (no 7 V tolerance) | Not suitable for legacy 5 V TTL interface without level translation | Prefer when sourcing from TI ecosystem or requiring extended temperature validation beyond −40°C to +125°C |
Compared with NC7WZ86P6X and SN74LVC2G86DCUR, the NLX2G86MUTCG uniquely supports 7.0 V input tolerance and 24 mA drive in the same UQFN8 package-making it the only option for robust 5 V ↔ 3.3 V bidirectional interfacing without added components.
Availability
NLX2G86MUTCG is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, and USB-C port controller logic requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for NLX2G86MUTCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, medical, and IoT applications.
The NLX2G86MUTCG belongs to onsemi's NLX logic family-designed specifically for ultra-low-power, high-speed, mixed-voltage interface applications in space-constrained and thermally demanding environments.
FAQ
What logic family does the NLX2G86MUTCG belong to?
The NLX2G86MUTCG belongs to onsemi's NLX advanced logic family, optimized for high-speed, low-voltage operation with over-voltage tolerant inputs. It is not TTL-, CMOS-, or LVTTL-family-compatible by architecture-but achieves interoperability via its wide VCC range (1.65–5.5 V) and 0–7.0 V input tolerance. The NLX2G86MUTCG delivers performance characteristics exceeding standard LVC and AHC logic series while maintaining pinout compatibility with industry-standard dual XOR packages.
Can the NLX2G86MUTCG interface directly with 5 V TTL devices when powered at 3.0 V?
Yes-the NLX2G86MUTCG supports LVTTL-compatible interfacing at VCC = 3.0 V, meaning its outputs meet 5 V TTL input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V) and its inputs accept 5 V logic levels safely due to over-voltage tolerance up to 7.0 V. This eliminates external level shifters in mixed-voltage designs. The NLX2G86MUTCG has been validated per JESD8-12 for 3.0 V operation with 5 V bus signaling.
What is the maximum recommended load capacitance for the NLX2G86MUTCG at 5.0 V supply?
The NLX2G86MUTCG is characterized with CL = 15 pF and RL = 1 MΩ for propagation delay measurements, and supports up to 50 pF with RL = 500 Ω while maintaining tPLH/tPHL ≤ 4.2 ns. For reliable signal integrity, keep total load capacitance ≤30 pF when driving transmission lines or multiple CMOS inputs. Exceeding this may increase jitter and degrade the NLX2G86MUTCG's 2.4 ns typical delay advantage.
Does the NLX2G86MUTCG require external pull-up or pull-down resistors on unused inputs?
Yes-unused inputs on the NLX2G86MUTCG must never be left floating. Per datasheet Note 5, all inputs must be tied to a defined logic level (VCC or GND) using either direct connection or a pull-up/pull-down resistor (10 kΩ typical). Leaving inputs unconnected risks increased ICC, noise susceptibility, and undefined output states-potentially compromising the NLX2G86MUTCG's low-power and deterministic behavior.
Is the NLX2G86MUTCG pin-compatible with the SN74LVC2G86 in UQFN8 package?
No-the NLX2G86MUTCG and SN74LVC2G86 share the same UQFN8 footprint and pin count, but their pin assignments differ: NLX2G86MUTCG uses Pin 1 = Y1, Pin 2 = B2, Pin 3 = A2, Pin 4 = GND, Pin 5 = Y2, Pin 6 = B1, Pin 7 = A1, Pin 8 = VCC; SN74LVC2G86 uses Pin 1 = A1, Pin 2 = B1, Pin 3 = GND, Pin 4 = Y1, Pin 5 = Y2, Pin 6 = A2, Pin 7 = B2, Pin 8 = VCC. Interchanging them without layout revision will cause functional failure. The NLX2G86MUTCG is not a drop-in replacement for SN74LVC2G86.
NLX2G86MUTCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- XOR (Exclusive OR)
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 4.2ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UQFN (1.6x1.6)
NLX2G86MUTCG FAQ
1.How can I place an order for NLX2G86MUTCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLX2G86MUTCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLX2G86MUTCG reliable?
The price and inventory of NLX2G86MUTCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLX2G86MUTCG is usually 5 days.
3.What payment methods are accepted for NLX2G86MUTCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLX2G86MUTCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLX2G86MUTCG?
NLX2G86MUTCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLX2G86MUTCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLX2G86MUTCG?
For technical support, including NLX2G86MUTCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLX2G86MUTCG requirements.
6.How does Aetrix verify that NLX2G86MUTCG is sourced from the original manufacturer or authorized distributors?
All NLX2G86MUTCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLX2G86MUTCG meets industry standards.
7.What is the process for return or replacement of NLX2G86MUTCG?
All NLX2G86MUTCG units undergo pre-shipment inspection (PSI). If there is an issue with NLX2G86MUTCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLX2G86MUTCG part is unused and in its original packaging.
Return procedure for NLX2G86MUTCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLX2G86MUTCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

