onsemi NLX2GU04CMX1TCG
- Part No.:
- NLX2GU04CMX1TCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-XFLGA
- Datasheet:
-
NLX2GU04CMX1TCG.pdf
- Description:
- IC INVERTER 2CH 2-INP 6ULLGA
- Quantity:
- Payment:

- Shipping:

Inventory:48,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLX2GU04CMX1TCG from onsemi is a dual unbuffered CMOS inverter optimized for crystal oscillator circuits, analog pulse shaping, and high-impedance amplifier interfaces. It operates from 1.65 V to 5.5 V, delivers ±16 mA balanced output drive, features overvoltage-tolerant (OVT) I/O pins rated to 7.0 V, and uses an ultra-small ULLGA6 (1.0 × 1.0 mm, 0.35 mm pitch) package.
For engineers reviewing the NLX2GU04CMX1TCG datasheet, pinout, applications, or equivalent options, key selection criteria include unbuffered architecture for oscillator stability, OVT input/output tolerance enabling mixed-voltage system interfacing, low propagation delay (as low as 0.5 ns at 5 V), and Pb-free ULLGA6 packaging for space-constrained PCB layouts.
Technical Context
The NLX2GU04CMX1TCG implements two independent unbuffered inverter stages-no internal buffering enables direct crystal feedback loop integration and preserves phase linearity critical for Pierce oscillator designs. Its input and output structures incorporate overvoltage protection diodes, allowing safe operation with input or output voltages up to 7.0 V regardless of VCC level.
Propagation delays are balanced between rising and falling edges (tPLH ≈ tPHL), supporting clean signal inversion in timing-critical paths. The device supports rail-to-rail digital input (0–5.5 V) and output swing (VOL ≤ 0.1 V at 50 µA, VOH ≥ VCC − 0.1 V at −100 µA), ensuring compatibility across 1.65 V to 5.5 V logic domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - Enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V systems without level shifters. |
| Output Drive | ±16 mA - Sufficient sink/source current to directly drive crystal loads, small capacitive nodes, or fan-out to multiple CMOS inputs. |
| OVT Rating | 7.0 V on I/O - Allows safe connection to higher-voltage signals (e.g., 5 V MCU GPIO driving 3.3 V domain) without external clamping. |
| Propagation Delay | 0.5 ns (min, 5 V) - Supports high-frequency clock generation and fast edge conditioning in oscillator and pulse-shaping applications. |
| Input Capacitance | 7 pF - Low loading minimizes frequency pulling in crystal oscillator circuits and preserves signal integrity in high-Z analog paths. |
| Operating Temp | −55 °C to +125 °C - Qualified for automotive under-hood, industrial control, and extended-temperature embedded environments. |
Pinout & Package
Package: ULLGA6 (1.0 mm × 1.0 mm, 0.35 mm pitch), leadless land-grid array with exposed thermal pad; RoHS-compliant, Pb-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN A2 | Inverter 2 input - Accepts digital or analog waveform; OVT structure prevents damage during voltage transients. |
| 2 | IN A1 | Inverter 1 input - Independent input node; unbuffered path enables direct crystal feedback connection. |
| 3 | GND | Ground reference - Shared return for both inverters; low-inductance connection required for stable oscillation. |
| 4 | VCC | Power supply - Supplies both inverters; decoupling capacitor recommended within 2 mm of pin. |
| 5 | OUT Y2 | Inverter 2 output - Delivers inverted signal with ±16 mA drive; low COUT (8 pF) reduces ringing in high-speed edges. |
| 6 | OUT Y1 | Inverter 1 output - Primary output for oscillator feedback or signal inversion; matched delay ensures symmetry. |
Key Features
| Feature | Design Value |
|---|---|
| Unbuffered architecture | Enables direct crystal connection in Pierce oscillators without added phase shift or gain degradation. |
| Overvoltage-tolerant I/O | Supports interoperability between 1.65 V–5.5 V logic domains without external protection components. |
| Balanced propagation delay | tPLH and tPHL match within 0.2 ns (typ.) - Critical for duty-cycle preservation in clock generation. |
| Ultra-small ULLGA6 footprint | 1.0 mm × 1.0 mm area - Reduces PCB real estate by >50% vs. standard SOT-363, ideal for wearables and sensor modules. |
| Low input leakage | ±0.1 µA max (25 °C) - Minimizes bias current error in high-impedance amplifier configurations. |
Applications
| Crystal Oscillator Circuit | Pulse Shaping Network |
|---|---|
|
Use Scenario: Generating stable 1–20 MHz clock signals using a parallel-resonant quartz crystal in a Pierce configuration. IC Role / Device Role / Timing Role: Unbuffered inverter providing gain and phase inversion in the oscillator loop; pins 2 (IN A1) and 6 (OUT Y1) form the core feedback path. Use Value: Eliminates need for external buffer stages, reduces BOM count, and improves phase noise performance due to minimal internal delay variation. |
Use Scenario: Converting slow-rising or noisy digital edges into clean, fast-rising pulses for trigger inputs or timing synchronization. IC Role / Device Role / Timing Role: Dual-stage edge sharpening - first inverter shapes rise/fall time, second inverts polarity while preserving timing fidelity. Use Value: Achieves sub-nanosecond edge transition control (tPLH/tPHL ≤ 0.5 ns at 5 V), reducing jitter in downstream sampling circuits. |
| High-Z Analog Amplifier Interface | Mixed-Voltage Logic Translation |
|
Use Scenario: Buffering high-output-impedance sensor signals (e.g., piezoelectric, photodiode transimpedance outputs) before ADC sampling. IC Role / Device Role / Timing Role: Inverter used as unity-gain inverting amplifier with high input impedance (>1012 Ω) and low input capacitance (7 pF). Use Value: Preserves signal bandwidth and minimizes loading-induced amplitude loss or phase distortion in precision analog front-ends. |
Use Scenario: Interfacing a 5 V microcontroller GPIO to a 1.8 V FPGA I/O bank where voltage translation must tolerate transient overshoot. IC Role / Device Role / Timing Role: Level translator with OVT inputs accepting 0–7 V signals and producing rail-to-rail 0–VCC outputs. Use Value: Removes need for discrete Zener clamps or dedicated level-shifters, simplifying layout and improving ESD robustness. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual unbuffered inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G04DBVR | Buffered architecture; no OVT - max input voltage = VCC + 0.5 V; 3.3 V only VCC range. | Not suitable for crystal oscillator feedback loops requiring unbuffered gain; requires external clamping for >3.3 V signals. | Select when buffered inversion is acceptable and system operates strictly at 3.3 V with controlled I/O voltage margins. |
| 74LVC1G04GW,125 | Single unbuffered inverter; same OVT rating (7 V) and VCC range (1.65–5.5 V); identical ULLGA6 (1.0 × 1.0 mm) package. | Requires two devices for dual-channel use; increases component count and board area versus integrated dual function. | Select when design flexibility demands independent channel routing or when only one inverter is needed per location. |
Compared with SN74LVC2G04DBVR and 74LVC1G04GW,125, the NLX2GU04CMX1TCG uniquely combines dual unbuffered channels, 7 V OVT tolerance, and 1.65–5.5 V operation in a single 1.0 mm² package-enabling compact, mixed-voltage oscillator and analog interface designs without compromise.
Availability
NLX2GU04CMX1TCG is available at Aetrix Electronics and suitable for crystal oscillator modules, industrial sensor signal conditioning, and automotive body-control unit timing circuits requiring stable component supply, long-term lifecycle support, and Pb-free compliance.
Supply support for NLX2GU04CMX1TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and logic solutions for automotive, industrial, and cloud infrastructure markets.
The NLX2GU04CMX1TCG belongs to the MiniGate™ family of ultra-small logic devices, designed specifically for space-constrained, high-reliability applications demanding unbuffered performance, wide VCC range, and robust I/O tolerance.
FAQ
What is the primary circuit role of the NLX2GU04CMX1TCG in oscillator designs?
The NLX2GU04CMX1TCG serves as the gain element in Pierce crystal oscillator circuits, leveraging its unbuffered inverter topology to provide precise 180° phase shift and sufficient loop gain without introducing additional delay or distortion. Its low input capacitance (7 pF) and balanced propagation characteristics ensure stable oscillation at frequencies from 32.768 kHz to over 20 MHz. The NLX2GU04CMX1TCG is explicitly recommended by onsemi for this role in the official datasheet.
Does the NLX2GU04CMX1TCG support operation at 1.8 V, and what are the implications for output drive?
Yes, the NLX2GU04CMX1TCG is fully specified for 1.65 V to 5.5 V operation, including 1.8 V nominal supply. At 1.8 V, it maintains ±16 mA balanced output drive capability and guarantees VOL ≤ 0.24 V at 4 mA sink (per DC Electrical Characteristics table). This ensures reliable interfacing with 1.8 V logic families and adequate margin for driving crystal loads or small capacitive nodes. The NLX2GU04CMX1TCG's performance at 1.8 V is validated across −55 °C to +125 °C.
How does the overvoltage tolerance (OVT) of the NLX2GU04CMX1TCG protect system-level interfaces?
The NLX2GU04CMX1TCG's OVT pins withstand DC voltages up to 7.0 V on both inputs and outputs-regardless of VCC level-by integrating internal protection diodes to VCC and GND. This allows safe connection to higher-voltage signals (e.g., 5 V MCU outputs driving a 3.3 V domain) without external clamping components. The NLX2GU04CMX1TCG's OVT feature eliminates risk of latch-up or permanent damage during hot-plug events or voltage transients, as confirmed in the Maximum Ratings table.
What package type and dimensions does the NLX2GU04CMX1TCG use, and why is it suitable for miniaturized designs?
The NLX2GU04CMX1TCG uses the ULLGA6 package (Case 613AD): 1.0 mm × 1.0 mm body size, 0.35 mm pin pitch, and 0.40 mm maximum height. Its land-grid array construction eliminates leads, enabling ultra-dense placement and reduced parasitic inductance. With a total footprint of just 1.0 mm², the NLX2GU04CMX1TCG saves >50% board area versus SOT-363 alternatives-making it ideal for wearables, IoT sensors, and multi-layer PCBs where space is constrained.
Can the NLX2GU04CMX1TCG replace buffered dual inverters like the SN74LVC2G04 in oscillator applications?
No-the NLX2GU04CMX1TCG is intentionally unbuffered to minimize phase shift and preserve loop stability in crystal oscillator circuits, whereas buffered inverters like the SN74LVC2G04 introduce additional gate delay and gain roll-off that can prevent oscillation or degrade frequency accuracy. The NLX2GU04CMX1TCG's unbuffered architecture is a deliberate design choice validated for Pierce oscillator use; substituting a buffered part may result in startup failure or increased jitter. Always verify oscillator loop gain and phase margin when selecting alternatives to the NLX2GU04CMX1TCG.
NLX2GU04CMX1TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFLGA
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 16mA, 16mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 5.6ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-ULLGA (1x1)
NLX2GU04CMX1TCG FAQ
1.How can I place an order for NLX2GU04CMX1TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NLX2GU04CMX1TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLX2GU04CMX1TCG reliable?
The price and inventory of NLX2GU04CMX1TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLX2GU04CMX1TCG is usually 5 days.
3.What payment methods are accepted for NLX2GU04CMX1TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLX2GU04CMX1TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLX2GU04CMX1TCG?
NLX2GU04CMX1TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLX2GU04CMX1TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLX2GU04CMX1TCG?
For technical support, including NLX2GU04CMX1TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLX2GU04CMX1TCG requirements.
6.How does Aetrix verify that NLX2GU04CMX1TCG is sourced from the original manufacturer or authorized distributors?
All NLX2GU04CMX1TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLX2GU04CMX1TCG meets industry standards.
7.What is the process for return or replacement of NLX2GU04CMX1TCG?
All NLX2GU04CMX1TCG units undergo pre-shipment inspection (PSI). If there is an issue with NLX2GU04CMX1TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLX2GU04CMX1TCG part is unused and in its original packaging.
Return procedure for NLX2GU04CMX1TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLX2GU04CMX1TCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

