My Inquiry
My Account
onsemi NOIX2SE8000B-LTI1
- Part No.:
- NOIX2SE8000B-LTI1
- Manufacturer:
- onsemi
- Category:
- Image Sensors, Camera
- Package:
- 163-BCLGA
- Datasheet:
-
NOIX2SE8000B-LTI1.pdf
- Description:
- IC IMAGE SENS 8MP COLOR 163CLGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,449
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NOIX2SE8000B-LTI1 from onsemi is an 8.8-megapixel global shutter CMOS image sensor with 4096 × 2160 active pixels, 3.2 µm pixel pitch, and 12-bit HiSPi output over 12 configurable lanes (777.6 Mbps/lane). It operates at 80 fps in 12-lane mode and supports monochrome or Bayer color filter array, targeting high-speed industrial imaging systems requiring motion artifact-free capture.
For engineers reviewing the NOIX2SE8000B-LTI1 datasheet, pinout, applications, or equivalent options, key selection considerations include its 1/1.1-inch optical format, 12-lane HiSPi interface scalability, programmable ROI and context switching, −40°C to 85°C junction operation, and ceramic LGA package compatibility with machine vision camera modules.
Technical Context
The NOIX2SE8000B-LTI1 implements a column-parallel 12-bit ADC architecture with pipelined global shutter operation: integration of one frame occurs concurrently with readout of the prior frame. Its on-chip sequencer generates all timing signals-including trigger-synchronized integration and readout-via I²C or SPI configuration.
It features dual serial interfaces (I²C for basic control, SPI for faster reconfiguration), programmable analog gain (1×/2×/4×), digital gain (1/32× to 2× per channel), and data pedestal offset per color channel. The HiSPi interface supports lane multiplexing (24/18/12/6 active lanes) with differential clock/data pairs and monitor pins for real-time state debugging.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 4096 (H) × 2160 (V) active pixels - delivers 8.8 Mp full-frame capture at 80 fps in 12-lane HiSPi mode |
| Optical Format | 1/1.1-inch (14.8 mm diagonal) - fits standard C-mount lenses and enables compact 29 mm × 29 mm camera designs |
| Pixel Size | 3.2 µm - balances sensitivity and resolution for high-speed industrial inspection under controlled illumination |
| Shutter Type | Global shutter - eliminates motion blur in fast-moving object capture without rolling shutter distortion |
| Output Interface | 12-lane HiSPi (Scalable Low-Voltage Signaling) - provides 9.33 Gbps aggregate bandwidth with embedded clock recovery |
| Frame Rate | 80 fps @ 12-bit, full resolution, 12-lane mode - enables real-time high-fidelity capture for automated optical inspection |
| Supply Voltages | VDD = 1.2 V, VDD_IO = 2.8 V, VAA_PIX = 3.0 V, VDD_SLVS = 1.2 V - requires strict sequencing per power-up table |
| Operating Temperature | −40°C to +85°C (junction) - qualified for uncooled operation in factory-floor machine vision environments |
Pinout & Package
NOIX2SE8000B-LTI1 uses a 163-pin Ceramic Land Grid Array (CLGA) package measuring 21 mm × 20 mm, optimized for thermal dissipation and mechanical stability in high-vibration industrial camera housings.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DATA_[0:11]_P/N | HiSPi Differential Data | 12 active positive/negative pairs for high-speed serialized pixel data transmission; terminated at receiver with 100 Ω |
| D_CLK_[2,3]_P/N | HiSPi Differential Clock | Two dedicated clock lanes sampling even/odd data lanes respectively; critical for skew control in 12-lane mode |
| EXTCLK | Input Clock Reference | 32.4 MHz single-ended input driving internal PLL; must settle before reset release per power-up sequence |
| RESET_N | Asynchronous Hard Reset | Active-low signal requiring ≥30 EXTCLK cycles low; initiates register reload and state machine initialization |
| FWSI_EN | Interface Mode Select | High = SPI (Four-Wire), Low = I²C (Two-Wire); determines SDATA/SDATAOUT and CS_N functionality |
| MONITOR_0–2 | Sequencer State Output | Three debug outputs indicating internal timing states (e.g., integration active, readout active); routed to FPGA for validation |
Key Features
| Feature | Design Value |
|---|---|
| On-chip 12-bit column ADCs | Enables parallel analog-to-digital conversion per column, eliminating row-wise bottlenecks and supporting >80 fps full-resolution output |
| Programmable ROI & context switching | Supports up to 8 independent regions of interest and 3 register configurations applied frame-by-frame via single SPI command |
| Configurable HiSPi lane count | Reduces system bandwidth and FPGA resource usage by scaling from 24 to 12 or 6 active lanes without hardware change |
| Triggered integration/readout control | Allows precise synchronization to external events (e.g., encoder pulses) in master/slave or line/frame-triggered modes |
| 10-bit mode with companding | Increases frame rate to 100 fps at full resolution while maintaining dynamic range via non-linear quantization |
Applications
| Machine Vision Inspection | Intelligent Transportation Systems |
|---|---|
Use Scenario: High-speed PCB component placement verification on SMT lines moving at >1 m/s. IC Role / Device Role / Timing Role: Global shutter image sensor capturing distortion-free images synchronized to conveyor encoder triggers. Use Value: 80 fps full-resolution capture ensures no frame drop during rapid board indexing; 12-lane HiSPi reduces FPGA I/O count versus 24-lane alternatives. |
Use Scenario: License plate recognition at toll booths under variable lighting and vehicle speeds up to 120 km/h. IC Role / Device Role / Timing Role: High-sensitivity, low-noise image sensor operating in global shutter mode to freeze motion and suppress motion blur. Use Value: <4 e⁻ read noise and 68 dB dynamic range enable reliable character extraction in low-light and high-contrast scenes. |
| Broadcast-Quality Imaging | Medical Endoscopy |
Use Scenario: Studio-grade multi-camera production using synchronized sensors for stereoscopic or multi-angle feeds. IC Role / Device Role / Timing Role: Precision-timed image capture device with programmable contexts for rapid exposure/gain switching between scenes. Use Value: Frame-by-frame context switching allows seamless transition between bright studio lighting and dark stage areas without latency. |
Use Scenario: Miniaturized surgical endoscope requiring high-resolution, low-latency imaging in confined anatomical spaces. IC Role / Device Role / Timing Role: Compact-format (1/1.1″) global shutter sensor enabling high-fidelity real-time visualization during minimally invasive procedures. Use Value: 21 mm × 20 mm CLGA package integrates into sub-10 mm diameter endoscope heads while maintaining thermal stability at 85°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar global shutter CMOS image sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NOIX1SE8000BLTI1 | 24-lane HiSPi interface (vs. 12-lane); identical resolution, pixel size, and optical format | Requires higher FPGA I/O count and greater PCB routing complexity; suited for maximum throughput (>128 fps) | Select when full 24-lane bandwidth is needed and system resources support it; NOIX2SE8000B-LTI1 saves I/O and power in bandwidth-constrained designs |
| NOIX2SN8000BLTI1 | Monochrome version (no Bayer CFA); same 12-lane HiSPi, resolution, and timing architecture | Higher quantum efficiency and SNR in visible/NIR; used where color discrimination is unnecessary (e.g., laser alignment, OCR) | Choose for applications prioritizing sensitivity and speed over color fidelity; NOIX2SE8000B-LTI1 adds color capability at minor SNR trade-off |
Compared with NOIX1SE8000BLTI1, NOIX2SE8000B-LTI1 reduces FPGA pin count and power by half while retaining identical optical performance; versus NOIX2SN8000BLTI1, it enables color-based classification tasks at the cost of ~3 dB SNR in monochrome light conditions.
Availability
NOIX2SE8000B-LTI1 is available at Aetrix Electronics and suitable for machine vision inspection, intelligent transportation systems, broadcast imaging, and medical endoscopy requiring stable component supply across multi-year production cycles.
Supply support for NOIX2SE8000B-LTI1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier specializing in intelligent power and sensing technologies, with leadership in image sensors for industrial and automotive applications.
The XGS family-including NOIX2SE8000B-LTI1-is designed for high-performance global shutter imaging in demanding industrial environments, emphasizing resolution, speed, thermal robustness, and interface flexibility.
FAQ
What is the maximum frame rate of the NOIX2SE8000B-LTI1 in 12-lane HiSPi mode?
The NOIX2SE8000B-LTI1 achieves 80 fps at full 4096 × 2160 resolution and 12-bit depth in 12-lane HiSPi mode. This is confirmed in Table 1 of the official datasheet (XGS12M/D, Rev. 4), where "XGS 8000" lists "80 fps" under "12 Lanes (−X2)" for color variants. The part number suffix "-LTI1" denotes the same speed grade and configuration as the base NOIX2SE8000BLTI.
Does the NOIX2SE8000B-LTI1 support both I²C and SPI serial interfaces?
Yes, the NOIX2SE8000B-LTI1 supports both interfaces via the FWSI_EN pin: when pulled high, it enables Four-Wire SPI (with SDATA, SCLK, CS_N, and SDATAOUT); when pulled low, it defaults to Two-Wire I²C (with SDATA and SCLK shared). This dual-mode capability is documented in Figures 8 and 9 and Table 5 of the XGS12M/D datasheet.
What is the optical format and pixel size of the NOIX2SE8000B-LTI1?
The NOIX2SE8000B-LTI1 has a 1/1.1-inch optical format (14.8 mm diagonal) and 3.2 µm pixel size, as specified in Table 1 under "XGS 8000" entries. These values define its field-of-view compatibility with standard C-mount lenses and its trade-off between sensitivity and spatial resolution in high-speed imaging.
How many regions of interest (ROI) can be configured on the NOIX2SE8000B-LTI1?
The NOIX2SE8000B-LTI1 supports up to eight independently programmable regions of interest, as stated in the "Features" section and elaborated in the "GENERAL DESCRIPTION" on page 4 of the XGS12M/D datasheet. Each ROI can be assigned start address and height, with hardware-assisted reordering for sequential readout.
What package type and pin count does the NOIX2SE8000B-LTI1 use?
The NOIX2SE8000B-LTI1 uses a 163-pin Ceramic Land Grid Array (CLGA) package, as confirmed in the "Package" line of Table 1 and the "PINOUT" section (Figure 10 and Table 5) of the XGS12M/D datasheet. Its 21 mm × 20 mm footprint is mechanically optimized for thermal management in sealed camera modules.
NOIX2SE8000B-LTI1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 163-BCLGA
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- CMOS
- Pixel Size:
- 3.2µm x 3.2µm
- Active Pixel Array:
- 4096H x 2160V
- Frames per Second:
- 128.0
- Voltage - Supply:
- 1.1V ~ 1.3V
- Supplier Device Package:
- 163-CLGA (20.88x19.9)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
NOIX2SE8000B-LTI1 FAQ
1.How can I place an order for NOIX2SE8000B-LTI1 through Aetrix?
Please submit a Request for Quotation (RFQ) for NOIX2SE8000B-LTI1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NOIX2SE8000B-LTI1 reliable?
The price and inventory of NOIX2SE8000B-LTI1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NOIX2SE8000B-LTI1 is usually 5 days.
3.What payment methods are accepted for NOIX2SE8000B-LTI1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NOIX2SE8000B-LTI1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NOIX2SE8000B-LTI1?
NOIX2SE8000B-LTI1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NOIX2SE8000B-LTI1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NOIX2SE8000B-LTI1?
For technical support, including NOIX2SE8000B-LTI1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NOIX2SE8000B-LTI1 requirements.
6.How does Aetrix verify that NOIX2SE8000B-LTI1 is sourced from the original manufacturer or authorized distributors?
All NOIX2SE8000B-LTI1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NOIX2SE8000B-LTI1 meets industry standards.
7.What is the process for return or replacement of NOIX2SE8000B-LTI1?
All NOIX2SE8000B-LTI1 units undergo pre-shipment inspection (PSI). If there is an issue with NOIX2SE8000B-LTI1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NOIX2SE8000B-LTI1 part is unused and in its original packaging.
Return procedure for NOIX2SE8000B-LTI1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NOIX2SE8000B-LTI1 Tags
-
MT9M114EBLSTCZ-CR
onsemi
-
EPC611-CSP24-001
ESPROS Photonics AG
-
AR0147ATSC00XUEG5-DRBR
onsemi
-
AR0130CSSM00SPCA0-DRBR
onsemi
-
AR1335CSSC11SMKA0-CP
onsemi
-
AR0521SR2M09SURA0-DP
onsemi
-
AR0135CS2M25SUEA0-DPBR
onsemi
-
AR0522SRSC09SURA0-DP
onsemi
-
AR0134CSSC00SPCA0-DPBR
onsemi
-
AR0134CSSM00SUEA0-DPBR
onsemi
-
AR0521SR2C09SURA0-DP
onsemi
-
AR0135CS2M00SUEA0-DPBR
onsemi
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
