NXP Semiconductors NTB0102DP,125
- Part No.:
- NTB0102DP,125
- Manufacturer:
- NXP Semiconductors
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
NTB0102DP,125.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:10,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NTB0102DP,125 from NXP Semiconductors is a 2-bit dual-supply translating transceiver with auto-direction sensing and 3-state outputs, enabling bidirectional voltage level translation between 1.2 V–3.6 V (VCC(A)) and 1.65 V–5.5 V (VCC(B)) domains. It features independent A/B port referencing, IOFF partial power-down protection, and operates across –40 °C to +125 °C for automotive and industrial bus interfacing.
For engineers reviewing the NTB0102DP,125 datasheet, NTB0102DP,125 pinout, NTB0102DP,125 application, or NTB0102DP,125 equivalent, this device delivers verified auto-sensing direction control, sub-10 ns propagation delay at 3.3 V/5.0 V, ±1 μA max leakage in 3-state mode, ESD robustness up to 15 kV HBM on B-port, and TSSOP8 packaging compatible with high-density PCB layouts.
Technical Context
The NTB0102DP,125 implements an edge-detecting one-shot architecture per I/O channel to autonomously enable PMOS/NMOS drivers during rising/falling transitions-eliminating external direction control signals. Its weak-output design allows external drivers to override state during bus contention, ensuring safe bidirectional data flow without arbitration logic.
IOFF circuitry actively disables outputs when either VCC(A) or VCC(B) is at GND, blocking damaging backflow current during partial power-down. Input clamping and supply-voltage-referenced thresholds ensure reliable operation across mixed-voltage systems, with VCC(A) ≤ VCC(B) enforced in active mode but relaxed during power-up sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC(A) Range | 1.2 V to 3.6 V - powers A-port logic and OE input; enables interface with 1.2 V/1.5 V/1.8 V/2.5 V/3.3 V systems |
| VCC(B) Range | 1.65 V to 5.5 V - powers B-port logic; supports legacy 3.3 V and 5.0 V peripherals |
| Propagation Delay | 0.8 ns to 12.9 ns - measured A↔B; ensures <100 Mbps data rate at full temperature range with timing margin |
| IOFF Leakage | ±2 μA max at –40 °C to +125 °C - prevents back-current damage during asymmetric power-down |
| ESD Robustness | HBM Class 3B >15 kV on B-port, Class 2 >2.5 kV on A-port - meets IEC 61000-4-2 Level 4 for system-level surge immunity |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive and industrial control applications |
| Input Capacitance | 1.0 pF (OE), 4.0–7.5 pF (I/O) - minimizes signal loading on high-speed buses and reduces dynamic power |
Pinout & Package
TSSOP8 package (SOT505-2): plastic thin shrink small outline, 8-lead, 3 mm body width, 0.5 mm lead length, RoHS-compliant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 | B2, B1 | B-side bidirectional I/O referenced to VCC(B); accepts inputs up to 5.5 V regardless of VCC(B) |
| 2 | GND | Common ground reference for both supply domains and ESD path |
| 3 | VCC(A) | Supply for A-port logic, OE input, and internal direction-sensing circuitry |
| 4, 5 | A2, A1 | A-side bidirectional I/O referenced to VCC(A); compatible with 1.2 V–3.6 V logic families |
| 6 | OE | Active-HIGH output enable referenced to VCC(A); drives all ports into high-impedance OFF-state when LOW |
| 7 | VCC(B) | Supply for B-port logic and output drivers; must be ≥ VCC(A) in active operation |
Key Features
| Feature | Design Value |
|---|---|
| Auto-direction sensing | Edge-triggered one-shot circuitry detects A/B port transitions to enable correct driver without external DIR signal |
| IOFF partial power-down | Disables outputs and limits leakage to ±2 μA when either VCC(A) or VCC(B) = 0 V, preventing backfeed damage |
| Voltage-flexible I/O | A-port tolerates 0–3.6 V inputs; B-port tolerates 0–5.5 V inputs - simplifies mixed-voltage system bring-up |
| Low dynamic loading | Typical I/O capacitance 4.0–7.5 pF - preserves signal integrity on 50–100 Mbps buses with minimal rise-time degradation |
| High-temp reliability | Specified from –40 °C to +125 °C with derated power dissipation - validated for engine-control and motor-drive environments |
Applications
| Automotive Body Control Module | Industrial PLC I/O Expansion |
|---|---|
Use Scenario: Interfacing 1.8 V microcontroller GPIOs to 5.0 V sensor actuators in door module ECUs. IC Role / Device Role / Timing Role: Bidirectional level translator with auto-direction sensing eliminates need for dedicated DIR lines and reduces MCU pin count. Use Value: Enables direct connection without external pull-ups or direction logic; IOFF protects against backfeed during sleep-mode partial power-down. |
Use Scenario: Connecting 3.3 V FPGA configuration I/O to legacy 24 V digital input cards via optocoupler interfaces. IC Role / Device Role / Timing Role: Voltage translator isolating logic-level domains while maintaining sub-10 ns timing alignment for deterministic I/O scanning. Use Value: Supports 40+ Mbps data rates across –40 °C to +125 °C, meeting IEC 61131-2 requirements for industrial real-time response. |
| Server Baseboard Management | Medical Diagnostic Equipment |
Use Scenario: Bridging 1.2 V ASIC management interface to 3.3 V SMBus-compatible thermal sensors and fan controllers. IC Role / Device Role / Timing Role: Dual-supply transceiver providing isolated domain translation with ESD-hardened B-port for board-level surge immunity. Use Value: 15 kV HBM ESD rating on B-port meets IEC 61000-4-2 Level 4, reducing need for external TVS diodes on service-accessible connectors. |
Use Scenario: Level-shifting between 1.5 V low-power imaging processor and 5.0 V analog front-end ADC/DAC modules. IC Role / Device Role / Timing Role: Auto-sensing transceiver enabling bidirectional command/data exchange without clock-domain synchronization overhead. Use Value: Sub-100 ns disable time ensures clean power-cycle isolation during diagnostic self-test sequences, preventing latch-up in safety-critical paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply translating transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0102RUGR | TI device uses passive bus-hold instead of active one-shot; higher typical propagation delay (15–20 ns); no IOFF circuitry | Lacks partial power-down protection; unsuitable for systems requiring asymmetric supply sequencing | Select when cost sensitivity outweighs IOFF requirement and timing budget allows >15 ns delay |
| SN74AVC2T244RSWR | Texas Instruments part requires explicit DIR control; fixed 1.2–3.6 V VCCA/VCCB range; no auto-sensing capability | Needs additional GPIO for direction control; increases MCU firmware complexity and PCB routing | Choose only if existing design already implements DIR logic and IOFF is not required |
Compared with TXS0102RUGR and SN74AVC2T244RSWR, the NTB0102DP,125 uniquely integrates auto-direction sensing and IOFF protection in a single TSSOP8 package, eliminating external control signals and enabling safer partial power-down-critical for automotive and industrial systems with mixed-voltage domain transitions.
Availability
NTB0102DP,125 is available at Aetrix Electronics and suitable for automotive body electronics, industrial PLC I/O expansion, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NTB0102DP,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in automotive MCUs, radar, and mixed-signal interface ICs.
The NTB0102DP,125 belongs to NXP's voltage translation product line, designed specifically for robust, low-latency bidirectional interfacing between heterogeneous voltage domains in safety-critical and high-reliability systems.
FAQ
What is the maximum data rate supported by the NTB0102DP,125?
The NTB0102DP,125 supports up to 100 Mbps data rate under recommended operating conditions (VCC(A) = 3.3 V, VCC(B) = 5.0 V, Tamb = –40 °C to +125 °C), verified by minimum pulse width (tW) of 10 ns and propagation delay ≤ 7.9 ns in B-to-A direction. This enables use in high-speed serial links such as SMBus, PMBus, and proprietary sensor interfaces.
Does the NTB0102DP,125 require external direction control signals?
No, the NTB0102DP,125 implements auto-direction sensing using internal edge-detecting one-shot circuits that activate appropriate PMOS/NMOS drivers based on signal transitions at A1/A2 or B1/B2 pins. This eliminates the need for an external DIR pin, reducing MCU GPIO usage and simplifying PCB layout compared to manually controlled translators like SN74AVC2T244RSWR.
Can VCC(A) exceed VCC(B) during normal operation of the NTB0102DP,125?
No-VCC(A) must not exceed VCC(B) during active operation, as stated in Section 12.4. However, the NTB0102DP,125 tolerates VCC(A) ≥ VCC(B) during power-up ramping without damage. The device includes internal circuitry that disables outputs if either supply drops to GND, making it safe for asymmetric power sequencing in complex systems.
What is the purpose of the IOFF feature in the NTB0102DP,125?
The IOFF feature in the NTB0102DP,125 disables all outputs and limits leakage current to ±2 μA when either VCC(A) or VCC(B) is at GND, preventing damaging backflow current through the device during partial power-down. This is essential for automotive and industrial systems where subsystems may power down independently while others remain active.
Is the NTB0102DP,125 suitable for I²C or 1-Wire bus translation?
No-the NTB0102DP,125 is not recommended for I²C or 1-Wire due to its weak static drive strength and requirement for external pull-up resistors >50 kΩ, which conflicts with standard I²C bus specifications. For those protocols, NXP recommends the NTS0102-Q100, which is optimized for open-drain applications with stronger pull-up compatibility.
NTB0102DP,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 2
- Voltage - VCCA:
- 1.2 V ~ 3.6 V
- Voltage - VCCB:
- 1.65 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Tri-State, Non-Inverted
- Data Rate:
- 100Mbps
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Auto-Direction Sensing
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
NTB0102DP,125 FAQ
1.How can I place an order for NTB0102DP,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for NTB0102DP,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NTB0102DP,125 reliable?
The price and inventory of NTB0102DP,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NTB0102DP,125 is usually 5 days.
3.What payment methods are accepted for NTB0102DP,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NTB0102DP,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NTB0102DP,125?
NTB0102DP,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NTB0102DP,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NTB0102DP,125?
For technical support, including NTB0102DP,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NTB0102DP,125 requirements.
6.How does Aetrix verify that NTB0102DP,125 is sourced from the original manufacturer or authorized distributors?
All NTB0102DP,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NTB0102DP,125 meets industry standards.
7.What is the process for return or replacement of NTB0102DP,125?
All NTB0102DP,125 units undergo pre-shipment inspection (PSI). If there is an issue with NTB0102DP,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NTB0102DP,125 part is unused and in its original packaging.
Return procedure for NTB0102DP,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NTB0102DP,125 Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

