NXP Semiconductors NTB0102GT,115
- Part No.:
- NTB0102GT,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
NTB0102GT,115.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 8XSON
- Quantity:
- Payment:

- Shipping:

Inventory:1,044
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NTB0102GT,115 from NXP Semiconductors is a 2-bit dual-supply auto-sensing bidirectional voltage-level translating transceiver in XSON8 package. It enables seamless communication between 1.2 V–3.6 V (A-side) and 1.65 V–5.5 V (B-side) domains without external direction control, supports 3-state output via active-HIGH OE, and operates across –40 °C to +125 °C for industrial and automotive interface applications.
For engineers reviewing the NTB0102GT,115 datasheet, NTB0102GT,115 pinout, NTB0102GT,115 application, or NTB0102GT,115 equivalent, key selection criteria include its asymmetric supply flexibility (VCC(A): 1.2–3.6 V / VCC(B): 1.65–5.5 V), IOFF-enabled partial power-down protection, ±1 μA max OFF-state leakage, 40 Mbps min data rate at 125 °C, and 8-terminal XSON8 footprint with 1.0 × 1.95 × 0.5 mm body.
Technical Context
The NTB0102GT,115 implements auto-direction sensing using edge-triggered one-shot circuits that dynamically enable PMOS/NMOS drivers during rising/falling transitions-eliminating need for external DIR control. Its I/O cells feature weak static drive (70 Ω typical at 1.2–1.8 V VCCO) to allow bus contention resolution while accelerating transitions via short-duration boost pulses.
IOFF circuitry actively disables outputs when either VCC(A) or VCC(B) is at GND, blocking damaging backflow current during partial power-down. Inputs tolerate up to 5.5 V regardless of VCC(A) level, and OE is referenced solely to VCC(A), enabling robust enable control in mixed-voltage systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range A | VCC(A): 1.2 V to 3.6 V - powers A-port I/Os and OE; sets logic thresholds for A-side signals |
| Supply Range B | VCC(B): 1.65 V to 5.5 V - powers B-port I/Os; defines output swing and input tolerance on B side |
| Data Rate | Up to 100 Mbps (at VCC(A)=3.3 V, VCC(B)=5.0 V, –40 °C to +125 °C) - supports high-speed SPI, UART, and GPIO bridging |
| Propagation Delay | 0.8–12.9 ns (A↔B, depending on VCC pair and temp) - ensures sub-13 ns latency for real-time inter-domain signaling |
| IOFF Leakage | ±2 μA max (–40 °C to +125 °C) - prevents >2 μA backfeed current when one supply is off, protecting powered-down subsystems |
| ESD Protection | HBM: 2500 V (A port), 15 kV (B port); CDM: 1500 V - withstands handling and board-level ESD in industrial environments |
| Operating Temp | –40 °C to +125 °C - qualified for under-hood automotive, motor control, and industrial PLC applications |
Pinout & Package
NTB0102GT,115 uses SOT833-1: XSON8 package - plastic extremely thin small outline, no leads, 8 terminals, body size 1.0 × 1.95 × 0.5 mm, wettable flank compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 (B2, B1) | B-side bidirectional data I/O | Referenced to VCC(B); accept inputs up to 5.5 V; drive outputs from VCC(B) rail |
| 2 | GND | Common ground reference for both supply domains and internal logic |
| 3 | VCC(A) | Supply for A-port I/Os and OE input; defines A-side logic thresholds and drive strength |
| 4, 5 (A2, A1) | A-side bidirectional data I/O | Referenced to VCC(A); operate down to 1.2 V; tolerate no overvoltage beyond VCC(A)+0.5 V |
| 6 | OE | Active-HIGH output enable; referenced to VCC(A); forces all I/Os into high-impedance state when LOW |
| 7 | VCC(B) | Supply for B-port I/Os; sets B-side output voltage range and input tolerance ceiling |
Key Features
| Feature | Design Value |
|---|---|
| Auto-direction sensing | Eliminates external DIR signal and associated routing; detects data flow direction via edge-triggered one-shot logic on A/B ports |
| Asymmetric dual-supply operation | Independent VCC(A) (1.2–3.6 V) and VCC(B) (1.65–5.5 V) enable translation between 1.2 V MCU and 5 V peripheral without level-shifter ICs |
| IOFF partial power-down | Automatically disables outputs and blocks backflow current when either VCC(A) or VCC(B) = 0 V - critical for hot-swap and sleep-mode isolation |
| High-B port ESD rating | 15 kV HBM on B port - protects against electrostatic discharge in exposed I/O paths (e.g., USB, display, sensor interfaces) |
| Low dynamic power dissipation | CPD as low as 0.01 pF (B port, disabled) - reduces switching power in high-frequency GPIO translation applications |
Applications
| Industrial Sensor Interface | Automotive Body Control Module |
|---|---|
Use Scenario: Interfacing a 1.8 V MEMS pressure sensor to a 3.3 V microcontroller in a factory automation node. IC Role / Device Role / Timing Role: Bidirectional voltage translator enabling SPI clock/data exchange without direction control or timing overhead. Use Value: Eliminates need for discrete MOSFET translators or direction-gated buffers, reducing BOM count and PCB area by >40%. |
Use Scenario: Connecting a 5.0 V LIN transceiver to a 1.2 V automotive SoC in a door module. IC Role / Device Role / Timing Role: Level-shifting transceiver handling bidirectional LIN bus signals while supporting fast wake-up from deep sleep. Use Value: IOFF protection prevents battery drain during vehicle sleep mode; 125 °C rating ensures reliability near motors and lamps. |
| Embedded IoT Gateway | Programmable Logic Controller (PLC) |
Use Scenario: Bridging 2.5 V FPGA I/O banks to 3.3 V Wi-Fi module UART lines in an edge gateway. IC Role / Device Role / Timing Role: Auto-sensing transceiver managing full-duplex UART traffic with zero software intervention or pin overhead. Use Value: Supports 80 Mbps data rate at 125 °C - sustains reliable 2 Mbps UART even under thermal stress in enclosed enclosures. |
Use Scenario: Isolating 5 V digital I/O expansion cards from a 3.3 V ARM-based PLC CPU backplane. IC Role / Device Role / Timing Role: Voltage translator providing galvanically isolated signal conditioning via downstream optocouplers, with OE enabling hot-swap safe insertion. Use Value: Active-HIGH OE allows centralized power sequencing control; ±1 μA OFF-state leakage minimizes standby current in multi-channel I/O modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional voltage translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0102DCUR | TI device; 2-bit; VCCA: 1.2–3.6 V, VCCB: 1.65–5.5 V; 12-pin VSSOP; higher ICC(B) (15 μA typ vs. 3.3 μA) | Same functional scope but larger footprint; lacks IOFF - requires external power sequencing for safe partial shutdown | Choose TXS0102DCUR only if VSSOP assembly infrastructure exists and IOFF is not required for system-level power management. |
| SN74AVC2T244RSWR | Texas Instruments; dual 2-bit buffer; VCC: 1.2–3.6 V; unidirectional with DIR pin; no auto-sensing; 10-pin UQFN | Requires external direction control logic and two separate enable pins; no B-side 5 V tolerance - limited to ≤3.6 V domains | Select SN74AVC2T244RSWR only when direction is statically known and both sides operate ≤3.6 V; avoid for true bidirectional 5 V interfacing. |
Compared with TXS0102DCUR and SN74AVC2T244RSWR, NTB0102GT,115 uniquely combines auto-direction sensing, IOFF-enabled partial power-down, 5 V-tolerant B inputs, and XSON8 space savings - making it optimal for thermally constrained, hot-pluggable, or automotive-grade bidirectional bridges where direction is dynamic and power sequencing is complex.
Availability
NTB0102GT,115 is available at Aetrix Electronics and suitable for industrial sensor interface, automotive body control, embedded IoT gateway, and programmable logic controller applications requiring stable component supply, extended temperature support, and compact packaging.
Supply support for NTB0102GT,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in mixed-signal interface ICs and automotive-grade qualification.
The NTB0102GT,115 belongs to NXP's dual-supply level translation product line, engineered specifically for robust, low-overhead bidirectional voltage bridging in thermally demanding and safety-critical embedded systems.
FAQ
What is the maximum allowable voltage difference between VCC(A) and VCC(B) for NTB0102GT,115?
The NTB0102GT,115 requires VCC(A) ≤ VCC(B) during normal operation per datasheet Section 12.4. While VCC(A) may transiently exceed VCC(B) during power-up without damage, sustained operation above this limit risks undefined behavior and is not guaranteed. The absolute maximum ratings allow both supplies up to +6.5 V independently, but functional operation mandates VCC(A) ≤ VCC(B).
Does NTB0102GT,115 support I²C or 1-Wire bus protocols?
No - NTB0102GT,115 is not recommended for I²C or 1-Wire applications. Its weak static drive strength (designed for capacitive loads ≤70 pF) and lack of open-drain compatibility create risk of bus contention. Section 12.6 explicitly states that pull-up/pull-down resistors must exceed 50 kΩ, disqualifying standard I²C pull-ups (typically 2.2–10 kΩ). For I²C, NXP recommends the NTS0102-Q100 instead.
How does the auto-direction sensing work in NTB0102GT,115 without a DIR pin?
NTB0102GT,115 uses internal edge-detection one-shot circuits on each I/O pair (A1/B1 and A2/B2). When a rising or falling edge is detected on either side, the corresponding PMOS or NMOS driver is briefly activated to accelerate the transition - effectively "sensing" direction by responding to signal activity. This eliminates the need for an external DIR control signal while maintaining full bidirectional transparency.
What is the disable time (tdis) for NTB0102GT,115 when OE is pulled LOW?
For NTB0102GT,115, the disable time tdis is specified as ≤220 ns (max) across –40 °C to +125 °C when OE transitions from HIGH to LOW, measured with no external load. This value applies to both A and B ports and is consistent across all supported VCC(A)/VCC(B) combinations per Table 12 of the datasheet.
Can NTB0102GT,115 translate between 1.2 V and 5.0 V logic domains reliably?
Yes - NTB0102GT,115 is fully specified for 1.2 V (VCC(A)) to 5.0 V (VCC(B)) translation. Its B-port inputs tolerate up to 5.5 V regardless of VCC(A) level, and its A-port outputs swing to VCC(A) levels while B-port outputs swing to VCC(B) levels. Static and dynamic parameters (e.g., VOL/VOH, propagation delay, data rate) are validated across this full range in the datasheet.
NTB0102GT,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 2
- Voltage - VCCA:
- 1.2 V ~ 3.6 V
- Voltage - VCCB:
- 1.65 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Tri-State, Non-Inverted
- Data Rate:
- 100Mbps
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Auto-Direction Sensing
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XFDFN
NTB0102GT,115 FAQ
1.How can I place an order for NTB0102GT,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for NTB0102GT,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NTB0102GT,115 reliable?
The price and inventory of NTB0102GT,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NTB0102GT,115 is usually 5 days.
3.What payment methods are accepted for NTB0102GT,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NTB0102GT,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NTB0102GT,115?
NTB0102GT,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NTB0102GT,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NTB0102GT,115?
For technical support, including NTB0102GT,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NTB0102GT,115 requirements.
6.How does Aetrix verify that NTB0102GT,115 is sourced from the original manufacturer or authorized distributors?
All NTB0102GT,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NTB0102GT,115 meets industry standards.
7.What is the process for return or replacement of NTB0102GT,115?
All NTB0102GT,115 units undergo pre-shipment inspection (PSI). If there is an issue with NTB0102GT,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NTB0102GT,115 part is unused and in its original packaging.
Return procedure for NTB0102GT,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NTB0102GT,115 Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
