My Inquiry
My Account
NXP Semiconductors NTS0104GU12,115
- Part No.:
- NTS0104GU12,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
NTS0104GU12,115.pdf
- Description:
- IC TRANSLTR BIDIRECTIONAL 12XQFN
- Quantity:
- Payment:
- Shipping:
Inventory:101,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NTS0104GU12,115 from NXP Semiconductors is a 4-bit dual-supply auto-sensing bidirectional voltage-level translating transceiver in XQFN12 package. It enables seamless interfacing between 1.8 V/2.5 V/3.3 V and 5.0 V domains (VCC(A): 1.65–3.6 V; VCC(B): 2.3–5.5 V), supports 50 Mbps push-pull data rate, features IOFF partial power-down protection, and operates across −40 °C to +125 °C for I²C/SMBus and GPIO voltage translation.
For engineers reviewing the NTS0104GU12,115 datasheet, NTS0104GU12,115 pinout, NTS0104GU12,115 application, or NTS0104GU12,115 equivalent, this page delivers verified electrical parameters, thermal specifications, real-world interface constraints, and validated alternative options - all aligned with NXP's Rev. 3 product data sheet dated 3 January 2012.
Technical Context
The NTS0104GU12,115 implements a switch-type architecture using N-channel pass-gate transistors with gate bias referenced to the lower-voltage supply side. Its auto-direction sensing eliminates external direction control signals by detecting edge transitions on either port.
Each I/O channel integrates an output edge-rate accelerator (one-shot circuit) that activates at ~VCCI/2 and sustains for ~50 ns, reducing rising-edge transition time via internal PMOS bypass of 10 kΩ pull-ups. Internal 10 kΩ pull-up resistors are present on both A and B ports, disabled when OE = LOW.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC(A) Range | 1.65 V to 3.6 V - powers A-side logic and defines A-port voltage reference; must be ≤ VCC(B) during operation. |
| VCC(B) Range | 2.3 V to 5.5 V - powers B-side logic and defines B-port voltage reference; supports 5 V legacy interfaces. |
| Max Data Rate | 50 Mbps - achievable with push-pull drivers and ≤50 Ω source impedance; limited by one-shot pulse duration under capacitive load. |
| IOFF Leakage | ±1 µA max (−40 °C to +125 °C) - prevents damaging backflow current when either supply is powered down. |
| Propagation Delay | A↔B: 2.4–7.3 ns - varies with VCC(A)/VCC(B) combination and temperature; worst-case at 1.8 V/5.0 V and +125 °C. |
| ESD Robustness | B port: >8 kV HBM, >8 kV IEC61000-4-2 contact - enables direct connection to exposed I²C buses without external protection. |
| Operating Temp | −40 °C to +125 °C - qualified for automotive under-hood and industrial control applications requiring extended thermal margin. |
Pinout & Package
XQFN12 package (SOT1174-1), 1.70 × 2.0 × 0.50 mm body, 12-terminal no-lead construction with exposed thermal pad (non-soldered, floating or GND-connected per design).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Common 0 V return for both supply domains; required for proper IOFF and ESD path integrity. |
| OE | Output enable input | Active-HIGH signal referenced to VCC(A); LOW forces all I/Os into high-impedance OFF-state with tdis ≤ 45 ns (+125 °C). |
| VCC(B) | Supply voltage B | Power rail for B-side I/Os (B1–B4); sets VOH/VOL thresholds and internal pull-up target for B port. |
| B1–B4 | B-side I/O terminals | Open-drain compatible; each has internal 10 kΩ pull-up to VCC(B); accept inputs up to 5.5 V independent of VCC(B). |
| A1–A4 | A-side I/O terminals | Referenced to VCC(A); each has internal 10 kΩ pull-up to VCC(A); tolerate overvoltage up to 5.5 V on input. |
| VCC(A) | Supply voltage A | Power rail for A-side I/Os and OE input; determines VIH/VIL thresholds and gate bias for pass transistor T3. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-direction sensing | Eliminates need for external DIR control line; detects data flow direction dynamically via edge detection on either port. |
| IOFF partial power-down | Disables outputs and blocks back-current when either VCC(A) or VCC(B) = 0 V - critical for hot-swap and multi-rail systems. |
| Integrated 10 kΩ pull-ups | Reduces external component count for I²C/SMBus; pull-ups disabled automatically when OE = LOW. |
| 5.5 V-tolerant inputs | A and B ports accept up to 5.5 V regardless of respective supply voltage - simplifies mixed-voltage debugging and test access. |
| One-shot edge acceleration | Improves rising-edge speed by temporarily enabling low-RDS(on) PMOS drivers; reduces tTLH by up to 40% vs passive pull-up. |
Applications
| I²C Bus Level Translation | UART Signal Bridging |
|---|---|
Use Scenario: Interfacing a 3.3 V microcontroller I²C master with a 1.8 V sensor slave in battery-powered IoT node. IC Role / Device Role / Timing Role: Bidirectional open-drain translator handling SDA/SCL lines with automatic direction detection and integrated pull-ups. Use Value: Eliminates external MOSFET translators and discrete pull-ups; maintains I²C timing compliance up to 400 kHz with <7 ns propagation delay. | Use Scenario: Connecting a 5 V industrial PLC UART TX/RX to a 2.5 V FPGA-based protocol converter. IC Role / Device Role / Timing Role: Voltage-shifting transceiver supporting full-duplex asynchronous serial communication with 50 Mbps capability. Use Value: Enables direct level matching without signal inversion or timing skew; IOFF prevents bus contention during PLC reset sequences. |
| GPIO Expansion Interface | Hot-Swappable Module Communication |
Use Scenario: Extending GPIOs from a 3.3 V SoC to control 5 V relays and optocouplers in factory automation hardware. IC Role / Device Role / Timing Role: General-purpose bidirectional level shifter with OE-controlled isolation for safe GPIO reconfiguration. Use Value: Allows runtime enable/disable of GPIO banks without PCB layout changes; ±1 µA IOFF leakage ensures zero standby current draw. | Use Scenario: Enabling hot-plug insertion of a 1.8 V camera module into a 3.3 V host system while maintaining I²C configuration channel integrity. IC Role / Device Role / Timing Role: Fault-tolerant translator with IOFF and 8 kV B-port ESD protection for field-replaceable subsystems. Use Value: Prevents damage during insertion/removal; maintains bus availability during module power sequencing due to autonomous direction sensing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional voltage translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0104E | TI device with identical 4-bit, dual-supply, auto-direction architecture; VCC(A): 1.2–3.6 V, VCC(B): 1.65–5.5 V; 60 Mbps rated. | Supports lower VCC(A) down to 1.2 V - suitable for ultra-low-voltage MCUs; lacks NXP's 8 kV IEC61000-4-2 B-port rating. | Select TXS0104E when interfacing sub-1.65 V logic or requiring marginally higher speed; verify ESD protection requirements match system environment. |
| PCA9306 | NXP device with 2-bit capacity, no OE pin, fixed 1.2–3.3 V / 1.8–5.5 V range; 400 kHz I²C-optimized, no push-pull support. | Limited to I²C-only use cases; no enable control or 50 Mbps capability; smaller footprint but lower flexibility. | Choose PCA9306 only for cost-sensitive, dedicated I²C bridges where 2-channel count and absence of OE are acceptable trade-offs. |
Compared with TXS0104E and PCA9306, the NTS0104GU12,115 provides broader VCC(A) compatibility than PCA9306 and superior ESD robustness for B-port connections versus TXS0104E - making it optimal for industrial I²C/SMBus links requiring reliability across wide temperature and voltage margins.
Availability
NTS0104GU12,115 is available at Aetrix Electronics and suitable for I²C bus translation, UART bridging, GPIO expansion, and hot-swappable module communication requiring stable component supply across automotive, industrial, and embedded computing programs.
Supply support for NTS0104GU12,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The NTS0104 product line was designed specifically for robust, low-latency bidirectional voltage translation in mixed-supply systems - targeting I²C, SMBus, and GPIO interfaces where space-constrained XQFN packaging and extended temperature operation are critical.
FAQ
What is the maximum allowable voltage difference between VCC(A) and VCC(B) for reliable operation of the NTS0104GU12,115?
The NTS0104GU12,115 requires VCC(A) ≤ VCC(B) during active operation per datasheet Section 10 (Recommended Operating Conditions). While absolute maximum ratings allow both supplies up to +6.5 V, sustained operation with VCC(A) > VCC(B) risks pass-transistor gate oxide stress and degraded IOFF performance. The device tolerates transient overshoot but must settle within the 1.65–3.6 V / 2.3–5.5 V ranges with VCC(A) not exceeding VCC(B).
Does the NTS0104GU12,115 support true push-pull driving on both A and B ports?
The NTS0104GU12,115 supports push-pull drivers on both A and B ports, achieving 50 Mbps data rates as specified in Table 10. However, its internal architecture relies on open-drain-compatible pass-gate switching - so external push-pull sources must drive into the device's input capacitance (4–7 pF per port) and respect VOL/VOH limits defined relative to their respective VCC rails. The datasheet confirms push-pull operation is valid but notes NTB0104 may be preferred for heavy push-pull loads.
How does the IOFF circuitry in the NTS0104GU12,115 protect against back-current during partial power-down?
The IOFF circuitry in the NTS0104GU12,115 disables output buffers and isolates conduction paths when either VCC(A) or VCC(B) drops to GND. This prevents reverse current flow through the pass-gate transistor (T3) or internal pull-ups, limiting leakage to ±1 µA across −40 °C to +125 °C. The protection activates automatically - no OE assertion required - making it ideal for systems with independent power domain sequencing.
Can the NTS0104GU12,115 be used without external pull-up resistors in I²C applications?
Yes - the NTS0104GU12,115 integrates 10 kΩ pull-up resistors on both A and B ports to their respective VCC rails, satisfying standard-mode (100 kHz) and fast-mode (400 kHz) I²C bus requirements when combined with typical bus capacitance (<400 pF). External pull-ups are unnecessary unless faster rise times, lower VOL, or stronger drive strength are needed - in which case parallel external resistors must be sized to avoid violating VOL specs.
What is the function of the exposed thermal pad on the XQFN12 package of the NTS0104GU12,115?
The exposed thermal pad on the NTS0104GU12,115's XQFN12 package (SOT1174-1) is electrically connected to the die substrate via conductive die attach material. Per datasheet Section 7.1, it has no mandatory electrical or mechanical soldering requirement. If soldered, the pad must remain floating or be connected to GND - never to VCC(A) or VCC(B) - to avoid compromising internal bias networks or creating unintended current paths.
NTS0104GU12,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 4
- Voltage - VCCA:
- 1.65 V ~ 3.6 V
- Voltage - VCCB:
- 2.3 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull
- Data Rate:
- 50Mbps
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Auto-Direction Sensing
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-XFQFN
NTS0104GU12,115 FAQ
1.How can I place an order for NTS0104GU12,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for NTS0104GU12,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NTS0104GU12,115 reliable?
The price and inventory of NTS0104GU12,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NTS0104GU12,115 is usually 5 days.
3.What payment methods are accepted for NTS0104GU12,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NTS0104GU12,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NTS0104GU12,115?
NTS0104GU12,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NTS0104GU12,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NTS0104GU12,115?
For technical support, including NTS0104GU12,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NTS0104GU12,115 requirements.
6.How does Aetrix verify that NTS0104GU12,115 is sourced from the original manufacturer or authorized distributors?
All NTS0104GU12,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NTS0104GU12,115 meets industry standards.
7.What is the process for return or replacement of NTS0104GU12,115?
All NTS0104GU12,115 units undergo pre-shipment inspection (PSI). If there is an issue with NTS0104GU12,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NTS0104GU12,115 part is unused and in its original packaging.
Return procedure for NTS0104GU12,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NTS0104GU12,115 Tags
-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.
-
SN74LVC1T45DBVR
Texas Instruments
-
SN74LVC1T45DRLR
Texas Instruments
-
SN74LVC1T45DPKR
Texas Instruments
-
SN74LVC2T45DCTR
Texas Instruments
-
74LVC2T45GT,115
Nexperia USA Inc.
-
SN74LVC1T45YZPR
Texas Instruments
-
LSF0102DCUR
Texas Instruments
-
SN74LVC1T45DCKR
Texas Instruments
-
TXS0102DCTR
Texas Instruments
-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
