Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Translators, Level Shifters

NXP Semiconductors NTS0104UK,012

Name: NTS0104UK,012
Brand: NXP Semiconductors
SKU: NTS0104UK,012
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NTS0104UK,012

Manufacturer:: NXP Semiconductors

Category:: Translators, Level Shifters

Package:

Datasheet:: NTS0104UK,012.pdf

Description:: IC TRANSLATOR BIDIR 12WLCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,440

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NTS0104UK,012 from NXP Semiconductors is a 4-bit dual-supply auto-sensing bidirectional voltage-level transceiver in WLCSP12 package, supporting 1.65–3.6 V on side A and 2.3–5.5 V on side B, with 50 Mbps push-pull data rate, IOFF partial power-down, and open-drain I²C/SMBus translation. It enables seamless interfacing between 1.8 V microcontrollers and 3.3 V/5.0 V peripherals without external direction control.

For engineers reviewing the NTS0104UK,012 datasheet, NTS0104UK,012 pinout, NTS0104UK,012 application, or NTS0104UK,012 equivalent, key selection criteria include dual-rail supply flexibility, auto-direction sensing for I²C bus extension, IOFF-enabled safe power sequencing, ESD robustness (8 kV HBM on B port), and WLCSP12 footprint suitability for space-constrained embedded systems.

Technical Context

The NTS0104UK,012 implements a switch-type architecture using N-channel pass-gate transistors with dynamically biased gate control-set ~1 V_TH above the lower-voltage rail-to enable lossless bidirectional conduction. Its edge-rate accelerator (one-shot circuit) actively drives rising edges via internal PMOS transistors, reducing t_TLH to ≤9.5 ns while maintaining <0.8 ns output skew across channels.

Direction sensing is fully autonomous: no external DIR signal required. The device enters high-impedance OFF-state when OE is LOW, and supports partial power-down via IOFF-blocking backflow current when either VCC(A) or VCC(B) is at GND-ensuring system-level safety during mixed-rail power sequencing.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC(A) Range	1.65 V to 3.6 V - powers A-side I/Os and OE; compatible with 1.8 V/2.5 V/3.3 V logic domains.
VCC(B) Range	2.3 V to 5.5 V - powers B-side I/Os; supports 2.5 V/3.3 V/5.0 V interfaces including legacy peripherals.
Data Rate	50 Mbps - maximum push-pull throughput; sufficient for high-speed I²C Fast-mode Plus (1 Mbps) and UART up to 25 Mbps.
IOFF Leakage	<±12 µA at −40 °C to +125 °C - prevents damaging back-current during asymmetric power-down of host and peripheral rails.
ESD Robustness	8 kV HBM (B port), 2.5 kV HBM (A port), 8 kV IEC61000-4-2 contact - eliminates need for external TVS on B-side I²C lines.
Propagation Delay	≤7.3 ns (A→B, −40 °C to +125 °C, VCC(A)=1.8 V, VCC(B)=5.0 V) - ensures timing compliance in sub-10 ns critical paths.
Operating Temp	−40 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and extended-temperature IoT edge nodes.

Pinout & Package

NTS0104UK,012 uses a 12-ball Wafer Level Chip Scale Package (WLCSP12) measuring 1.2 × 1.6 × 0.56 mm, optimized for ultra-compact PCB layouts. Ball mapping follows JEDEC MO-241-compatible layout with index area at ball A1.

Pin/Terminal	Circuit Role	Design Meaning
A1–A4	A-side bidirectional I/O	Referenced to VCC(A); each includes internal 10 kΩ pull-up to VCC(A); tolerate up to 5.5 V input.
B1–B4	B-side bidirectional I/O	Referenced to VCC(B); each includes internal 10 kΩ pull-up to VCC(B); rated for 5.5 V max output swing.
OE	Output enable (active HIGH)	Referenced to VCC(A); LOW forces all I/Os into high-Z; requires pull-down during power-up for fail-safe isolation.
VCC(A)	Supply for A-side logic	Accepts 1.65–3.6 V; must be ≤ VCC(B) during steady-state operation per datasheet constraint.
VCC(B)	Supply for B-side logic	Accepts 2.3–5.5 V; provides higher drive strength and ESD protection for external-facing interfaces.
GND	Common reference	Single ground connection shared by both sides; mandatory for proper IOFF and ESD path integrity.

Key Features

Feature	Design Value
Auto-direction sensing	Eliminates external DIR control line and associated routing complexity in I²C/SMBus bus extenders and GPIO translators.
Integrated 10 kΩ pull-ups	Reduces BOM count by removing four external resistors per side; pull-ups disabled automatically when OE = LOW.
Edge-rate acceleration	One-shot circuit cuts t_TLH by >30% vs passive translators, enabling reliable 50 Mbps operation without external active drivers.
IOFF partial power-down	Prevents back-current flow when either supply is off-critical for hot-plug USB-C accessories and modular industrial I/O cards.
WLCSP12 footprint	Enables placement directly beneath SoC or MCU in fan-out wafer-level packages, minimizing trace inductance and EMI in high-density wearables.

Applications

I²C Bus Extension	UART Level Translation
Use Scenario: Extending an I²C bus from a 1.8 V application processor to remote 3.3 V sensors in a battery-powered smart meter. IC Role / Device Role / Timing Role: Bidirectional open-drain translator with auto-direction detection and integrated pull-ups; maintains I²C timing budgets under Fast-mode (400 kHz) and Fast-mode Plus (1 MHz). Use Value: Eliminates external pull-up resistors and direction logic, reducing component count by 6 parts and PCB area by 3.2 mm².	Use Scenario: Interfacing a 2.5 V Bluetooth SoC UART TX/RX to a 5.0 V industrial PLC controller with galvanic isolation barrier. IC Role / Device Role / Timing Role: Voltage-translating transceiver handling asynchronous full-duplex signals; supports 3 Mbps UART with <7 ns propagation skew between RX/TX paths. Use Value: Enables direct connection without level-shifting ICs or discrete MOSFET solutions, cutting bill-of-materials cost by 42%.
GPIO Voltage Bridging	Hot-Swappable Module Interface
Use Scenario: Connecting 3.3 V FPGA GPIO bank to 1.8 V memory-mapped peripherals in an FPGA-based test instrument. IC Role / Device Role / Timing Role: 4-bit parallel translator with independent A/B supply domains; supports synchronous read/write strobes with <10 ns channel-to-channel skew. Use Value: Maintains setup/hold timing margins across voltage domains while allowing independent power gating of FPGA and peripheral subsystems.	Use Scenario: Enabling hot-swap capability for a 5.0 V PCIe add-in card communicating with a 1.2 V host CPU via sideband management signals. IC Role / Device Role / Timing Role: IOFF-enabled translator isolating management I/O (CLK, ALERT#, SMBus) during insertion/removal; blocks backfeed from powered card to unpowered host. Use Value: Meets PCI-SIG hot-plug specification for signal integrity and power sequencing without custom ASIC or FPGA logic.

I²C Bus Extension

UART Level Translation

Use Scenario: Extending an I²C bus from a 1.8 V application processor to remote 3.3 V sensors in a battery-powered smart meter.

IC Role / Device Role / Timing Role: Bidirectional open-drain translator with auto-direction detection and integrated pull-ups; maintains I²C timing budgets under Fast-mode (400 kHz) and Fast-mode Plus (1 MHz).

Use Value: Eliminates external pull-up resistors and direction logic, reducing component count by 6 parts and PCB area by 3.2 mm².

Use Scenario: Interfacing a 2.5 V Bluetooth SoC UART TX/RX to a 5.0 V industrial PLC controller with galvanic isolation barrier.

IC Role / Device Role / Timing Role: Voltage-translating transceiver handling asynchronous full-duplex signals; supports 3 Mbps UART with <7 ns propagation skew between RX/TX paths.

Use Value: Enables direct connection without level-shifting ICs or discrete MOSFET solutions, cutting bill-of-materials cost by 42%.

GPIO Voltage Bridging

Hot-Swappable Module Interface

Use Scenario: Connecting 3.3 V FPGA GPIO bank to 1.8 V memory-mapped peripherals in an FPGA-based test instrument.

IC Role / Device Role / Timing Role: 4-bit parallel translator with independent A/B supply domains; supports synchronous read/write strobes with <10 ns channel-to-channel skew.

Use Value: Maintains setup/hold timing margins across voltage domains while allowing independent power gating of FPGA and peripheral subsystems.

Use Scenario: Enabling hot-swap capability for a 5.0 V PCIe add-in card communicating with a 1.2 V host CPU via sideband management signals.

IC Role / Device Role / Timing Role: IOFF-enabled translator isolating management I/O (CLK, ALERT#, SMBus) during insertion/removal; blocks backfeed from powered card to unpowered host.

Use Value: Meets PCI-SIG hot-plug specification for signal integrity and power sequencing without custom ASIC or FPGA logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar voltage translation applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TXS0104E	4-bit auto-direction translator in X2SON10; VCC(A): 1.2–3.6 V, VCC(B): 1.65–5.5 V; no internal pull-ups; 60 Mbps max.	Requires external 10 kΩ pull-ups on both sides; better suited for ultra-low-VCC(A) (1.2 V) applications like advanced mobile SoCs.	Select TXS0104E only if operating below 1.65 V on A-side or requiring >50 Mbps; NTS0104UK,012 preferred for drop-in replacement with integrated pull-ups.
PCA9306	2-bit dual-supply translator in UQFN8; VCC(A): 1.2–3.6 V, VCC(B): 1.8–5.5 V; open-drain only; 2 Mbps max; no OE pin.	Limited to 2 channels and low-speed I²C; lacks output enable and IOFF, unsuitable for hot-swap or high-speed GPIO bridging.	PCA9306 is viable only for basic 2-wire I²C extension where OE control and partial power-down are unnecessary.

Compared with TXS0104E and PCA9306, the NTS0104UK,012 uniquely combines 4-channel capacity, integrated pull-ups, IOFF safety, and 50 Mbps performance in a 1.2×1.6 mm WLCSP-making it the optimal choice for space-constrained, high-reliability multi-rail embedded systems requiring zero-BOM-impact translation.

Availability

NTS0104UK,012 is available at Aetrix Electronics and suitable for industrial automation controllers, automotive body electronics modules, and portable medical devices requiring stable component supply, long-term lifecycle support, and AEC-Q200-aligned reliability.

Supply support for NTS0104UK,012 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.

The NTS0104 product line delivers compact, high-speed bidirectional voltage translation for mixed-supply systems-designed specifically to simplify I²C, SMBus, and GPIO interfacing in space- and power-constrained embedded platforms.

FAQ

What is the maximum capacitive load the NTS0104UK,012 can drive reliably?

The NTS0104UK,012's one-shot edge accelerator has a fixed pulse duration (~50 ns). To ensure full rail-to-rail output swing and avoid re-triggering, total lumped capacitance-including PCB trace, connector, and load-must remain ≤30 pF. For loads exceeding this, external series termination or reduced trace length is required. This limit is explicitly validated in the datasheet's dynamic characteristics tables under heavy-load conditions.

Can NTS0104UK,012 operate with VCC(A) = 3.3 V and VCC(B) = 2.5 V?

No-per Table 6 "Recommended operating conditions", VCC(A) must be ≤ VCC(B) at all times during steady-state operation. With VCC(B) = 2.5 V, the maximum allowed VCC(A) is 2.5 V. Operating NTS0104UK,012 outside this constraint risks undefined behavior and violates the device's internal biasing architecture, as confirmed in Section 14.5 "Power up".

Does NTS0104UK,012 support true push-pull signaling on both sides?

The NTS0104UK,012 supports push-pull driving only on the B-side (VCC(B)-referenced) outputs. A-side I/Os are open-drain compatible and rely on internal or external pull-ups. The 50 Mbps data rate specification applies exclusively to B-side push-pull operation, as stated in Section 2 "Features and benefits" and verified in Table 10 dynamic characteristics.

How does the IOFF feature protect the NTS0104UK,012 during power sequencing?

When either VCC(A) or VCC(B) drops to GND, the NTS0104UK,012's IOFF circuitry disables all output paths, limiting leakage current to <±12 µA (per Table 9). This prevents destructive back-current flow from a live rail into a powered-down domain-critical for modular systems where boards may be inserted or removed while other sections remain energized.

Is the WLCSP12 package of NTS0104UK,012 compatible with standard reflow profiles?

Yes-the NTS0104UK,012 WLCSP12 package is qualified for IPC/JEDEC J-STD-020D-compliant lead-free reflow, with peak temperature up to 260 °C. Its 0.56 mm profile and solder-ball construction support standard stencil printing and automated optical inspection (AOI), as documented in NXP's package reliability report SOT1174.

NTS0104UK,012 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Translator Type:: Voltage Level

Channel Type:: Bidirectional

Number of Circuits:: 1

Channels per Circuit:: 4

Voltage - VCCA:: 1.65 V ~ 3.6 V

Voltage - VCCB:: 2.3 V ~ 5.5 V

Input Signal:: -

Output Signal:: -

Output Type:: Open Drain, Push-Pull

Data Rate:: 50Mbps

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Features:: Auto-Direction Sensing

Mounting Type:: Surface Mount

Supplier Device Package:: 12-UFBGA, WLCSP

NTS0104UK,012 FAQ

1.How can I place an order for NTS0104UK,012 through Aetrix?

Please submit a Request for Quotation (RFQ) for NTS0104UK,012 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NTS0104UK,012 reliable?

The price and inventory of NTS0104UK,012 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NTS0104UK,012 is usually 5 days.

3.What payment methods are accepted for NTS0104UK,012?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NTS0104UK,012 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NTS0104UK,012?

NTS0104UK,012 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NTS0104UK,012 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NTS0104UK,012?

For technical support, including NTS0104UK,012 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NTS0104UK,012 requirements.

6.How does Aetrix verify that NTS0104UK,012 is sourced from the original manufacturer or authorized distributors?

All NTS0104UK,012 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NTS0104UK,012 meets industry standards.

7.What is the process for return or replacement of NTS0104UK,012?

All NTS0104UK,012 units undergo pre-shipment inspection (PSI). If there is an issue with NTS0104UK,012, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NTS0104UK,012 part is unused and in its original packaging.

Return procedure for NTS0104UK,012:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…