STMicroelectronics NUCLEO-L4R5ZI-P
- Part No.:
- NUCLEO-L4R5ZI-P
- Manufacturer:
- STMicroelectronics
- Category:
- Embedded MCU, DSP Evaluation Boards
- Package:
- Datasheet:
-
NUCLEO-L4R5ZI-P.pdf
- Description:
- NUCLEO-144 STM32L4R5ZI EVAL BRD
- Quantity:
- Payment:

- Shipping:

Inventory:2,547
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NUCLEO-L4R5ZI-P from STMicroelectronics is a 144-pin Nucleo-144 development board built around the STM32L4R5ZIT6PU Arm® Cortex®-M4 microcontroller featuring 2 MB Flash, 640 KB SRAM, and integrated external SMPS for ultra-low-power operation. It integrates ST-LINK/V2-1 debugger/programmer, USB OTG FS, three user LEDs, two push-buttons, and dual expansion headers (ST Zio + ST morpho) for rapid prototyping of IoT sensor nodes, portable medical devices, and battery-powered industrial controllers.
For engineers reviewing the NUCLEO-L4R5ZI-P datasheet, NUCLEO-L4R5ZI-P pinout, NUCLEO-L4R5ZI-P application, or NUCLEO-L4R5ZI-P equivalent, key selection criteria include on-board SMPS support, LQFP144 MCU package compatibility, ST-LINK/V2-1 virtual COM port functionality, and Arduino Uno V3–compatible ST Zio connector layout for shield interoperability.
Technical Context
The board implements a split architecture: one side hosts the ST-LINK/V2-1 debugger (STM32F103CBT6), the other hosts the target STM32L4R5ZIT6PU MCU in LQFP144. Power routing supports three sources - USB VBUS, external VIN (7–12 V), or ST-LINK's 5 V - with JP6 selecting the active source and SB100/SB102 configuring SMPS enablement.
Hardware block integration includes dedicated SWD debug interface (CN5), USB Micro-AB (CN1) supporting composite device enumeration (mass storage + VCP + debug), and dual high-density expansion headers exposing all MCU GPIOs, ADC channels, timers, and communication peripherals including LPUART1, USB FS OTG, and I²C/SPI/I²S.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Target MCU | STM32L4R5ZIT6PU: Arm Cortex-M4 @ 120 MHz, 2 MB Flash, 640 KB SRAM, FPU, DSP instructions |
| SMPS Support | Integrated external DC/DC converter reduces Run-mode power consumption by generating Vcore from VIN (7–12 V) |
| Debug Interface | On-board ST-LINK/V2-1 with SWD only; provides mass storage, Virtual COM port, and debug port over single USB |
| Expansion Connectors | ST Zio (Arduino Uno V3–compatible) + ST morpho (144-pin dense header exposing full MCU I/O) |
| Power Options | Selectable via JP6: ST-LINK USB (5 V), external VIN (7–12 V), or E5V (5 V regulated input) |
| LEDs & Buttons | 3 user LEDs (LD1–LD3), 2 user buttons (B1, B2), 1 reset button (B2); all directly mapped to MCU GPIOs |
| Clock Sources | 8 MHz HSE crystal, 32.768 kHz LSE crystal, and internal RC oscillators for flexible timing configuration |
Availability
NUCLEO-L4R5ZI-P is available at Aetrix Electronics and suitable for embedded prototyping, educational labs, and pre-production validation requiring stable component supply, consistent board revision (MB1312), and long-term toolchain continuity.
Supply support for NUCLEO-L4R5ZI-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, power management devices, and sensors for industrial, automotive, and consumer markets.
The STM32 Nucleo series delivers standardized, open-hardware development platforms targeting rapid evaluation and firmware validation of STM32 MCUs - with the '-P' variant specifically optimized for ultra-low-power applications leveraging external SMPS.
FAQ
Does NUCLEO-L4R5ZI-P support programming external STM32 targets?
Yes. The onboard ST-LINK/V2-1 can program and debug external STM32 devices via the SWD interface using CN5 (SWD connector) or routed SWD signals (SWCLK, SWDIO, NRST) on the ST morpho header (CN11 pins 15, 13, 14). Voltage level matching (3.3 V I/O) must be ensured between the Nucleo board and the target.
What is the purpose of the SMPS on the '-P' variant?
The external SMPS (switched-mode power supply) replaces the internal LDO to generate the MCU's Vcore supply from an external 7–12 V input, reducing typical Run-mode current consumption by up to 40% compared to non-SMPS variants - critical for battery-operated applications requiring multi-week runtime.
Can the ST-LINK/V2-1 on NUCLEO-L4R5ZI-P be updated?
Yes. ST-LINK/V2-1 firmware is upgradable via STM32CubeProgrammer or ST's dedicated ST-LINK Upgrade tool. Updates add support for newer STM32 families, improve debug stability, and enable enhanced power measurement features when JP5 (IDD) is configured for current sensing.
Is the NUCLEO-L4R5ZI-P compatible with Arduino shields?
Yes. The ST Zio connector is mechanically and electrically compatible with Arduino Uno R3 pinout, providing 5 V-tolerant digital I/O, analog inputs, PWM, I²C, SPI, and UART. Shield compatibility requires software-level peripheral mapping alignment - no hardware modification needed for standard shields.
NUCLEO-L4R5ZI-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STM32L4
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- MCU 32-Bit
- Core Processor:
- ARM® Cortex®-M4
- Platform:
- Nucleo-144
- Utilized IC / Part:
- STM32L4R5
- Mounting Type:
- Fixed
- Contents:
- Board(s)
NUCLEO-L4R5ZI-P FAQ
1.How can I place an order for NUCLEO-L4R5ZI-P through Aetrix?
Please submit a Request for Quotation (RFQ) for NUCLEO-L4R5ZI-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NUCLEO-L4R5ZI-P reliable?
The price and inventory of NUCLEO-L4R5ZI-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NUCLEO-L4R5ZI-P is usually 5 days.
3.What payment methods are accepted for NUCLEO-L4R5ZI-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NUCLEO-L4R5ZI-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NUCLEO-L4R5ZI-P?
NUCLEO-L4R5ZI-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NUCLEO-L4R5ZI-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NUCLEO-L4R5ZI-P?
For technical support, including NUCLEO-L4R5ZI-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NUCLEO-L4R5ZI-P requirements.
6.How does Aetrix verify that NUCLEO-L4R5ZI-P is sourced from the original manufacturer or authorized distributors?
All NUCLEO-L4R5ZI-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NUCLEO-L4R5ZI-P meets industry standards.
7.What is the process for return or replacement of NUCLEO-L4R5ZI-P?
All NUCLEO-L4R5ZI-P units undergo pre-shipment inspection (PSI). If there is an issue with NUCLEO-L4R5ZI-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NUCLEO-L4R5ZI-P part is unused and in its original packaging.
Return procedure for NUCLEO-L4R5ZI-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NUCLEO-L4R5ZI-P Tags

-
SC0915
Raspberry Pi

-
102010428
Seeed Technology Co., Ltd

-
SC0917
Raspberry Pi

-
SC1631
Raspberry Pi

-
102010328
Seeed Technology Co., Ltd

-
102010388
Seeed Technology Co., Ltd

-
4600
Adafruit Industries LLC

-
102010268
Seeed Technology Co., Ltd

-
C124
M5Stack Technology Co., Ltd.
-
3500
Adafruit Industries LLC
-
5302
Adafruit Industries LLC

-
DFR0282
DFRobot
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
