My Inquiry
My Account
NXP Semiconductors NVT2010BS,118
- Part No.:
- NVT2010BS,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
NVT2010BS,118.pdf
- Description:
- IC TRANSLATOR BIDIR 24HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,617
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NVT2010BS,118 from NXP Semiconductors is a 10-bit bidirectional voltage-level translator IC enabling seamless level shifting between 1.0 V–3.6 V (Vref(A)) and 1.8 V–5.5 V (Vref(B)) domains without direction control. It features 3.5 Ω typical ON-state resistance, <1.5 ns max propagation delay, 5 V-tolerant I/Os, and supports open-drain and push-pull interfaces in industrial, automotive, and embedded systems.
For engineers reviewing the NVT2010BS,118 datasheet, NVT2010BS,118 pinout, NVT2010BS,118 application, or NVT2010BS,118 equivalent, key selection criteria include verified 10-bit flow-through pinout in HVQFN24, EN-controlled high-impedance disable, ESD robustness (>4 kV HBM), and compatibility with I²C, SMBus, and GPIO interconnects across mixed-voltage SoC designs.
Technical Context
The NVT2010BS,118 implements a symmetrical MOSFET-based clamping architecture where each A/B pair forms a bidirectional pass switch controlled by Vref(A) and Vref(B). Its EN input-supplied by Vref(B)-enables synchronous on/off switching of all 10 channels with lock-up free operation.
It operates with no direction pin by leveraging voltage-dependent clamp conduction: when An is LOW, Bn is pulled to Vref(A); when Bn is HIGH, An is limited to Vref(A); when An is HIGH, Bn is pulled to Vpu(D). This allows true bidirectional translation for both up- and down-shifting in systems like multi-rail I²C buses.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bit width | 10-bit parallel translation with matched channel characteristics |
| Vref(A) range | 1.0 V to 3.6 V - sets low-side logic threshold and output clamp voltage |
| Vref(B) range | 1.8 V to 5.5 V - supplies EN and defines high-side pull-up domain |
| Max propagation delay | <1.5 ns - enables >33 MHz operation in 50 pF open-drain systems |
| ON-state resistance | 3.5 Ω typical - minimizes signal distortion and voltage drop under 64 mA load |
| ESD rating | >4 kV HBM, 1000 V CDM - protects downstream 1.0 V/1.2 V logic from bus transients |
| Operating temperature | −40 °C to +85 °C - qualified for industrial and automotive ambient environments |
Pinout & Package
HVQFN24 package: plastic thermal enhanced very thin quad flat package, no leads, 24 terminals, body 4.0 × 4.0 × 0.85 mm, exposed thermal pad, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Common 0 V return for all internal switches and bias circuitry |
| VREFA | Low-voltage reference supply | Sets clamp voltage for An ports; must be ≤ VREFB − 1 V for reliable operation |
| VREFB | High-voltage reference supply | Powers EN input and defines Bn pull-up domain; ≥1.8 V, ≤5.5 V |
| EN | Enable control input | Active-HIGH; must be driven from VREFB domain; pulls all I/Os to high-Z when LOW |
| A1–A10 | Low-voltage side I/Os | Bidirectional ports referenced to VREFA; connect to 1.0–3.6 V logic with external pull-ups as needed |
| B1–B10 | High-voltage side I/Os | Bidirectional ports referenced to VREFB; tolerate up to 5.5 V; require external pull-ups to Vpu(D) |
Key Features
| Feature | Design Value |
|---|---|
| No direction pin required | Enables automatic bidirectional translation in I²C/SMBus without MCU GPIO overhead or timing-critical control signals |
| Flow-through pinout | Minimizes PCB trace length and crosstalk in dense routing; A1/B1 adjacent, A2/B2 adjacent, etc., in HVQFN24 layout |
| 5 V-tolerant B-side I/Os | Allows direct interface to legacy 5 V peripherals while protecting 1.0 V core logic from overvoltage stress |
| Low 3.5 Ω Ron | Reduces voltage droop and timing skew across all 10 channels, critical for high-speed GPIO and clock distribution |
| High-impedance disable | EN = LOW places all A/B pins in Hi-Z state - essential for hot-swap, power sequencing, and bus isolation |
Applications
| I²C Bus Level Translation | Multi-Rail SoC Interconnect |
|---|---|
Use Scenario: Connecting a 1.8 V application processor I²C master to 3.3 V or 5 V sensors, EEPROMs, or PMICs on the same bus. IC Role / Device Role / Timing Role: Bidirectional voltage translator handling SCL/SDA lines with sub-1.5 ns delay and automatic direction resolution. Use Value: Eliminates need for external direction control logic or dual unidirectional translators; maintains I²C timing compliance up to 1 MHz. | Use Scenario: Isolating and translating GPIO, reset, or interrupt signals between 1.2 V CPU core domain and 3.3 V peripheral domain in automotive ADAS ECUs. IC Role / Device Role / Timing Role: 10-channel level shifter providing simultaneous, matched-delay translation for control and status signals. Use Value: Ensures deterministic signal integrity across voltage domains with <0.1 ns channel-to-channel skew. |
| Open-Drain Interface Bridging | Power Domain Fault Containment |
Use Scenario: Bridging open-drain GPIO between a 1.0 V FPGA bank and 5 V industrial I/O expander with shared pull-up. IC Role / Device Role / Timing Role: Clamping translator that dynamically adapts to either side driving LOW, preserving open-drain semantics. Use Value: Prevents contention during bidirectional data exchange; supports 15 mA sink current per channel at 5 V. | Use Scenario: Level shifting between two nominally 3.3 V domains where one may collapse to 0 V during brown-out or fault conditions. IC Role / Device Role / Timing Role: Fail-safe translator that disables all channels if either Vpu(A) or Vpu(B) drops below threshold. Use Value: Prevents back-powering or latch-up between isolated power rails during partial system failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional voltage translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9306DCUR | 8-bit, 2-channel configuration; lower max Vref(B) = 5.0 V; higher Ron ≈ 7 Ω typical | Limited to 2 independent translation paths; not suitable for 10-bit parallel GPIO banks | Select when only 2-channel translation is needed and board space favors MSOP-8 |
| NVT2008PW,118 | 8-bit version in TSSOP20; identical architecture and specs except bit count and package | Requires redesign for 10+ signal lines; lacks pin compatibility with NVT2010BS,118 HVQFN24 layout | Choose for cost-sensitive 8-bit applications where TSSOP footprint is preferred |
Compared with PCA9306DCUR and NVT2008PW,118, the NVT2010BS,118 delivers 10-bit parallel translation in a compact HVQFN24 with lower Ron and superior channel matching-critical for synchronized multi-signal interfaces like camera sensor control or memory-mapped I/O expansion.
Availability
NVT2010BS,118 is available at Aetrix Electronics and suitable for industrial automation, automotive infotainment, and embedded computing applications requiring stable component supply, extended temperature support, and long-term lifecycle assurance.
Supply support for NVT2010BS,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface and power management ICs.
The NVT20xx family was designed specifically for robust, pin-efficient bidirectional level translation in mixed-voltage digital systems-addressing interoperability challenges in modern SoC-based designs with minimal external components.
FAQ
What is the maximum supported data rate for NVT2010BS,118 in an open-drain I²C configuration?
The NVT2010BS,118 supports up to 33 MHz in open-drain systems with 50 pF bus capacitance and 197 Ω pull-up, based on its <1.5 ns propagation delay and low 3.5 Ω ON-resistance. For standard-mode I²C (100 kHz) and fast-mode (400 kHz), it operates reliably with typical rise/fall times governed by external RPU and CL. Actual maximum frequency depends on layout, driver strength, and total node capacitance.
Can NVT2010BS,118 translate between 1.0 V and 5.0 V without external components?
Yes, the NVT2010BS,118 natively supports 1.0 V (Vref(A)) to 5.0 V (Vref(B)) translation, but requires external pull-up resistors on the B-side (to Vpu(D)) and proper EN biasing via a 200 kΩ resistor to Vref(B). No direction logic or additional active components are needed-the internal clamping architecture handles bidirectional flow automatically.
Is the HVQFN24 package of NVT2010BS,118 RoHS-compliant and lead-free?
Yes, the NVT2010BS,118 in HVQFN24 (SOT616-1) is RoHS-compliant and lead-free per EU Directive 2011/65/EU and NXP's product environmental compliance documentation. The package uses matte tin (Sn) termination and meets JEDEC J-STD-020 moisture sensitivity level 3 requirements.
How does the EN pin function during power-up sequences for NVT2010BS,118?
The EN pin of NVT2010BS,118 must be held LOW during power-up to ensure all A/B I/Os remain in high-impedance state until both Vref(A) and Vref(B) are stable. Since EN is referenced to Vref(B), it should be tied to Vref(B) through a pull-down or controlled by a power-good signal synchronized to the higher rail. This prevents undefined states or bus contention during ramp-up.
Does NVT2010BS,118 support push-pull drivers on both A and B sides simultaneously?
No-NVT2010BS,118 supports push-pull drivers only on the A-side (low-voltage domain). On the B-side, outputs must be open-drain or 3-stateable with external pull-ups; using push-pull drivers on both sides risks HIGH-to-LOW contention. The datasheet explicitly requires direction control or 3-state management if either side uses totem-pole outputs.
NVT2010BS,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Translator Type:
- Voltage Level
- Channel Type:
- Bidirectional
- Number of Circuits:
- 1
- Channels per Circuit:
- 10
- Voltage - VCCA:
- 1 V ~ 3.6 V
- Voltage - VCCB:
- 1.8 V ~ 5.5 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Open Drain, Push-Pull
- Data Rate:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- Auto-Direction Sensing
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VFQFN Exposed Pad
NVT2010BS,118 FAQ
1.How can I place an order for NVT2010BS,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for NVT2010BS,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NVT2010BS,118 reliable?
The price and inventory of NVT2010BS,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NVT2010BS,118 is usually 5 days.
3.What payment methods are accepted for NVT2010BS,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NVT2010BS,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NVT2010BS,118?
NVT2010BS,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NVT2010BS,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NVT2010BS,118?
For technical support, including NVT2010BS,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NVT2010BS,118 requirements.
6.How does Aetrix verify that NVT2010BS,118 is sourced from the original manufacturer or authorized distributors?
All NVT2010BS,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NVT2010BS,118 meets industry standards.
7.What is the process for return or replacement of NVT2010BS,118?
All NVT2010BS,118 units undergo pre-shipment inspection (PSI). If there is an issue with NVT2010BS,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NVT2010BS,118 part is unused and in its original packaging.
Return procedure for NVT2010BS,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NVT2010BS,118 Tags
-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.
-
SN74LVC1T45DBVR
Texas Instruments
-
SN74LVC1T45DRLR
Texas Instruments
-
SN74LVC1T45DPKR
Texas Instruments
-
SN74LVC2T45DCTR
Texas Instruments
-
74LVC2T45GT,115
Nexperia USA Inc.
-
SN74LVC1T45YZPR
Texas Instruments
-
LSF0102DCUR
Texas Instruments
-
SN74LVC1T45DCKR
Texas Instruments
-
TXS0102DCTR
Texas Instruments
-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
