My Inquiry
My Account
NXP Semiconductors NX3V1G384GW,125
- Part No.:
- NX3V1G384GW,125
- Manufacturer:
- NXP Semiconductors
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
NX3V1G384GW,125.pdf
- Description:
- IC SW SPST-NCX1 450MOHM 5TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,933
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NX3V1G384GW,125 from NXP Semiconductors is a low-ohmic SPST analog switch with active-low enable (E), bidirectional Y/Z signal path, 0.3 Ω typical ON resistance at 2.3 V, Schmitt-triggered enable input, and operation from −40 °C to +125 °C. It enables precision signal routing in portable audio and data interfaces where minimal distortion and rail-to-rail signal handling are critical.
For engineers reviewing the NX3V1G384GW,125 datasheet, NX3V1G384GW,125 pinout, NX3V1G384GW,125 application, or NX3V1G384GW,125 equivalent, key selection criteria include its ultra-low RON flatness (0.1 Ω), 500 mA continuous current capability, ESD robustness (6 kV IEC contact), and TSSOP5 package compatibility with high-density portable layouts.
Technical Context
The NX3V1G384GW,125 implements a CMOS transmission gate architecture with Schmitt-triggered enable logic, enabling reliable switching under slow-rising control signals. Its bidirectional conduction supports Y↔Z signal flow up to VCC, with leakage currents below ±500 nA across −40 °C to +125 °C.
Dynamic performance includes 15–29 ns enable/disable times (depending on VCC), −90 dB OFF-state isolation at 100 kHz, and <0.01% THD at 2.3 V and above-making it suitable for audio-grade analog multiplexing and USB 1.1/2.0 signal switching in battery-powered systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON Resistance (typ) | 0.3 Ω at VCC = 2.3 V - ensures <0.1% signal attenuation in 50 Ω audio/data paths |
| Supply Voltage Range | 1.4 V to 4.3 V - supports single-cell Li-ion (3.0–3.7 V) and dual-cell alkaline (2.4–3.2 V) operation |
| Operating Temperature | −40 °C to +125 °C - qualified for extended industrial and automotive cabin environments |
| ESD Protection | 6 kV IEC61000-4-2 contact - eliminates need for external TVS diodes on switch ports |
| Switch Current | ±500 mA continuous - handles high-drive audio codecs and USB D+/D− peak currents |
| Enable Time (typ) | 15 ns at VCC ≥ 2.7 V - meets timing budgets for high-speed peripheral detection and mux reconfiguration |
| OFF-State Isolation | −90 dB at 100 kHz - prevents crosstalk between adjacent audio channels or data lanes |
Pinout & Package
TSSOP5 (SOT353-1) plastic thin shrink small outline package, 5-lead, body width 1.25 mm, lead pitch 0.65 mm, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Y) | Signal terminal | Bidirectional analog I/O port; connects to source or load depending on system topology |
| 2 (Z) | Signal terminal | Bidirectional analog I/O port; complements Y for full SPST switching function |
| 3 (GND) | Reference node | System ground return for switch substrate and enable logic; must be low-impedance |
| 4 (E) | Control input | Active-LOW enable with Schmitt trigger; accepts TTL levels at 3.0 V and tolerates slow edges |
| 5 (VCC) | Power supply | Single positive supply; powers internal logic and switch FETs; decoupling capacitor required |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low RON flatness | 0.1 Ω max variation - preserves amplitude fidelity across full signal swing (0 V to VCC) |
| Rail-to-rail signal handling | VSW = 0 V to VCC - transmits full-swing audio, USB, or sensor signals without clipping |
| High noise immunity | Schmitt-triggered E input with 0.35VCC hysteresis - rejects board-level coupling and EMI on control lines |
| Low power consumption | ≤6 µA ICC max at 4.3 V - extends battery life in always-on audio routing applications |
| Robust ESD protection | 6 kV IEC61000-4-2 on Y/Z ports - withstands repeated human-handling events without degradation |
Applications
| Smartphone Audio Routing | USB 1.1/2.0 Data Switching |
|---|---|
Use Scenario: Selecting between headset jack and speaker amplifier outputs in dual-mode smartphones. IC Role / Device Role / Timing Role: Bidirectional SPST analog switch controlled by baseband processor GPIO. Use Value: 0.3 Ω RON minimizes insertion loss (<0.05 dB) and preserves SNR in 16-bit audio paths. |
Use Scenario: Sharing a single USB PHY between host and device modes in OTG-capable handhelds. IC Role / Device Role / Timing Role: Signal path selector for D+ and D− lines with sub-30 ns switching. Use Value: −90 dB isolation prevents cross-talk between upstream/downstream data streams during mode transitions. |
| Portable Media Player Line-Out Mux | Industrial Sensor Signal Conditioning |
Use Scenario: Routing DAC output to either headphone amplifier or line-out connector based on jack detection. IC Role / Device Role / Timing Role: Low-distortion analog switch placed between DAC and output stage. Use Value: <0.01% THD at 2.3 V ensures CD-quality audio reproduction without added harmonic artifacts. |
Use Scenario: Multiplexing multiple analog sensor outputs (e.g., temperature, pressure) into a shared ADC channel. IC Role / Device Role / Timing Role: Precision signal path selector with minimal offset and charge injection. Use Value: 6.5 pC charge injection (at ≤3.3 V) limits step-induced error to <1 LSB in 12-bit 1 MSPS ADC systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TS5A23157DCUR | 0.9 Ω RON (typ) at 3.3 V; no Schmitt trigger on enable; 5-pin SOT-23 package | Limited to lower-frequency audio and general-purpose muxing; lacks ESD robustness (2 kV HBM only) | Select when cost sensitivity outweighs RON and ESD requirements; verify layout for higher RON-induced loss |
| ADG821BRMZ | 0.4 Ω RON (typ) at 3 V; −40 °C to +85 °C temp range; 6-pin SOT-23 package | Not rated for +125 °C operation; lower ESD rating (4 kV HBM); higher leakage (>1 µA at 85 °C) | Prefer for commercial-temp consumer devices where thermal margin is sufficient and footprint allows SOT-23 |
Compared with TS5A23157DCUR and ADG821BRMZ, the NX3V1G384GW,125 delivers superior RON flatness, wider temperature range, and higher ESD immunity-making it the optimal choice for thermally demanding, high-fidelity portable designs requiring long-term reliability.
Availability
NX3V1G384GW,125 is available at Aetrix Electronics and suitable for smartphone audio routing, USB OTG data switching, and portable media player line-out multiplexing requiring stable component supply across industrial temperature grades.
Supply support for NX3V1G384GW,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and mobile applications.
The NX3V1G384GW,125 belongs to NXP's NX3 family of ultra-low-RON analog switches, designed specifically for high-fidelity signal routing in space-constrained, battery-powered portable electronics.
FAQ
What is the maximum continuous current rating for NX3V1G384GW,125?
The NX3V1G384GW,125 supports ±500 mA continuous current at 3.3 V supply, verified per Table 5 limiting values. This rating applies to both Y and Z terminals under steady-state conduction with proper PCB copper area and ambient temperature ≤+125 °C. Derating is required above 87.5 °C per the 4.0 mW/K thermal coefficient specified for the TSSOP5 package.
Does NX3V1G384GW,125 support rail-to-rail analog signal transmission?
Yes, the NX3V1G384GW,125 allows signals with amplitude up to VCC to pass bidirectionally between Y and Z terminals, as confirmed in Section 1 General description. This rail-to-rail capability is maintained across the full 1.4 V to 4.3 V supply range and −40 °C to +125 °C operating temperature.
What ESD protection level does NX3V1G384GW,125 provide on its switch terminals?
The NX3V1G384GW,125 provides IEC61000-4-2 contact discharge ESD protection exceeding 6000 V on its Y and Z switch ports, as stated in Section 2 Features and benefits. This eliminates the need for external ESD protection components in most handheld interface applications.
Is the enable input (E) of NX3V1G384GW,125 compatible with TTL logic levels?
Yes, the NX3V1G384GW,125 features direct interface with TTL levels at 3.0 V, as explicitly noted in Section 2 Features and benefits. Its Schmitt-triggered enable input accepts VIH ≥ 2.0 V and VIL ≤ 0.8 V at VCC = 2.7 V to 3.6 V, satisfying standard TTL voltage thresholds.
What is the typical ON resistance flatness of NX3V1G384GW,125 at 2.3 V supply?
The NX3V1G384GW,125 exhibits 0.1 Ω typical ON resistance flatness at VCC = 2.3 V, defined as the difference between maximum and minimum RON across the full signal voltage range (0 V to VCC). This value is specified in Table 8 and ensures minimal signal distortion in high-precision analog paths.
NX3V1G384GW,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 450mOhm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 1.4V ~ 4.3V
- Voltage - Supply, Dual (V±):
- -
- Switch Time (Ton, Toff) (Max):
- 26ns, 10ns
- -3db Bandwidth:
- 25MHz
- Charge Injection:
- 12pC
- Channel Capacitance (CS(off), CD(off)):
- 70pF
- Current - Leakage (IS(off)) (Max):
- 10nA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
NX3V1G384GW,125 FAQ
1.How can I place an order for NX3V1G384GW,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for NX3V1G384GW,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NX3V1G384GW,125 reliable?
The price and inventory of NX3V1G384GW,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NX3V1G384GW,125 is usually 5 days.
3.What payment methods are accepted for NX3V1G384GW,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NX3V1G384GW,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NX3V1G384GW,125?
NX3V1G384GW,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NX3V1G384GW,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NX3V1G384GW,125?
For technical support, including NX3V1G384GW,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NX3V1G384GW,125 requirements.
6.How does Aetrix verify that NX3V1G384GW,125 is sourced from the original manufacturer or authorized distributors?
All NX3V1G384GW,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NX3V1G384GW,125 meets industry standards.
7.What is the process for return or replacement of NX3V1G384GW,125?
All NX3V1G384GW,125 units undergo pre-shipment inspection (PSI). If there is an issue with NX3V1G384GW,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NX3V1G384GW,125 part is unused and in its original packaging.
Return procedure for NX3V1G384GW,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NX3V1G384GW,125 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
