NXP Semiconductors OM26630FDKM
- Part No.:
- OM26630FDKM
- Manufacturer:
- NXP Semiconductors
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
OM26630FDKM.pdf
- Description:
- EVAL BOARD FOR CLRC663
- Quantity:
- Payment:

- Shipping:

Inventory:1,498
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OM26630FDKM from NXP Semiconductors is a high-performance multi-protocol NFC frontend IC supporting ISO/IEC 14443A/B, FeliCa (JIS X 6319-4), ISO/IEC 15693, ISO/IEC 18000-3 Mode 3/EPC Class-1 HF, and P2P passive initiator mode per ISO/IEC 18092. It delivers up to 848 kbit/s transfer speed for MIFARE Classic and 424 kbit/s for FeliCa, with integrated transmitter capable of driving reader antennas without external active circuitry, and built-in 512-byte FIFO for high-throughput transaction handling in access control terminals.
For engineers reviewing the OM26630FDKM datasheet, OM26630FDKM pinout, OM26630FDKM application, or OM26630FDKM equivalent, key selection considerations include its HVQFN32 wettable flanks package, dual I²C interfaces (host + SAM), low-power card detection (LPCD) support, 3.0–5.5 V supply range, and hardware-accelerated MIFARE Classic encryption - all critical for secure, compact, battery-aware NFC reader designs.
Technical Context
The OM26630FDKM implements a fully integrated analog front-end with two independent 13.56 MHz transmitters (TX1/TX2), differential RF receiver (RXP/RXN), and internal VMID reference generation. Its digital baseband handles ISO/IEC 14443-A framing, CRC/parity error detection, and FeliCa demodulation/decoding - offloading layer-2 protocol processing from the host MCU.
It features five programmable timers (four 16-bit + one LFO-based wake-up timer), dedicated SAM interface with separate I²C bus, and flexible host connectivity via SPI (up to 10 Mbit/s), UART (RS-232 level, up to 1228.8 kBd), or I²C (Fast-mode Plus, up to 1000 kBd), enabling deterministic real-time response in industrial and payment-grade readers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 3.0 V to 5.5 V - supports direct integration with 3.3 V or 5 V system rails without level-shifting. |
| RF Frequency | 13.56 MHz - compliant with global HF RFID/NFC standards; crystal oscillator input at 27.12 MHz enables precise PLL-derived clocking. |
| Max Data Rate | 848 kbit/s (ISO/IEC 14443-A/MIFARE) - enables fast credential reads in high-throughput access systems. |
| FIFO Size | 512 bytes - buffers full command/response frames, reducing host interrupt frequency and improving transaction latency. |
| Power-Down Current | 8 nA typical - enables ultra-low-power card presence detection in battery-powered kiosks and portable readers. |
| Operating Temp | −25 °C to +85 °C - qualified for industrial indoor/outdoor deployment including building automation and ticketing terminals. |
| Host Interfaces | SPI, UART, I²C (two instances) - allows simultaneous connection to main host MCU and secure access module (SAM) without multiplexing. |
Pinout & Package
OM26630FDKM is packaged in HVQFN32 (SOT617-1), 5 × 5 × 0.85 mm, with wettable flanks for automated optical inspection (AOI) and reliable solder joint validation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TX1 / TX2 | RF Transmitter Outputs | Drive antenna matching network; dual outputs support differential or single-ended antenna configurations with optimized EMI performance. |
| RXP / RXN | Differential RF Receiver Inputs | Enable high-SNR signal acquisition in noisy environments; reject common-mode interference from adjacent electronics. |
| VMID | Internal Receiver Reference | Provides stable mid-rail bias for analog receiver chain; requires no external component, simplifying BOM. |
| IRQ | Interrupt Request Output | Asserts asynchronous event notification (e.g., card detected, Rx complete, Tx finished) to host MCU - eliminates polling overhead. |
| SCL / SDA (I²C) | Host Interface Bus | Primary I²C interface for register configuration and data exchange; supports Fast-mode Plus (1000 kBd) for rapid firmware updates. |
| SCL_SAM / SDA_SAM | Secure Access Module Interface | Dedicated I²C bus for SAM communication - isolates cryptographic key handling from main host path, meeting EMVCo and Common Criteria requirements. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware MIFARE Classic Encryption | Accelerates authentication and sector read/write operations in <10 ms - eliminates software crypto bottlenecks in high-speed credential verification. |
| Low-Power Card Detection (LPCD) | Configurable sensitivity thresholds and timing windows enable sub-10 µA average current during standby - extends battery life in portable NFC readers. |
| Integrated PLL | Derives precise 13.56 MHz carrier from 27.12 MHz crystal - removes need for external RF synthesizer, reducing PCB area and BOM cost. |
| Multi-Protocol Framing Engine | Handles ISO/IEC 14443-A/B, FeliCa, and ISO/IEC 15693 framing/CRC autonomously - relieves host MCU of time-critical bit-level protocol management. |
| Wettable Flank HVQFN32 | Enables AOI-compatible reflow soldering and IPC-A-610-compliant visual inspection - improves manufacturing yield in high-volume consumer and industrial production. |
Applications
| Access Control Terminal | Gaming Kiosk |
|---|---|
Use Scenario: Contactless credential reading at office building entry points with tamper-resistant housing and battery backup. IC Role / Device Role / Timing Role: NFC frontend managing RF field generation, card modulation/demodulation, and secure SAM handshaking for encrypted MIFARE DESFire EV2 authentication. Use Value: 12 cm typical read range with standard 50 mm² antenna and hardware-accelerated crypto ensures sub-second door unlock even under metallic interference. | Use Scenario: Player account login and loyalty point redemption on self-service gaming machines in casino environments. IC Role / Device Role / Timing Role: Multi-protocol reader supporting FeliCa (Japan), MIFARE Ultralight (Europe), and ISO/IEC 15693 (global tags) with dynamic interface switching via IFSEL pins. Use Value: Single OM26630FDKM replaces multiple legacy readers - reduces board space by 40% and enables unified firmware across regional deployments. |
| Industrial Asset Tag Reader | EMV Contactless Payment Terminal |
Use Scenario: Handheld tool tracking system scanning metal-mounted NFC tags in factory maintenance workflows. IC Role / Device Role / Timing Role: Robust RF front-end with adaptive LPCD and differential receiver rejecting EMI from motors and inverters during tag interrogation. Use Value: −40 °C to +85 °C operation and 848 kbit/s burst reads ensure reliable asset ID capture in harsh thermal and electrical conditions. | Use Scenario: PCI-PTS-approved point-of-sale terminal performing EMV contactless transactions with dynamic CVV generation. IC Role / Device Role / Timing Role: NFC controller executing EMV RF-level compliance (including field strength, modulation depth, and timing jitter limits) while interfacing with certified SAM. Use Value: Integrated EMV-level RF compliance and dual I²C isolation meet PCI-PTS v6.0 requirements without external RF calibration components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NFC frontend applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PN5180A0HN/C1 | Single 13.56 MHz transmitter; no dedicated SAM I²C; supports NFC Forum LLCP but lacks FeliCa decoding. | Better suited for Android-compliant peer-to-peer or card emulation; not certified for FeliCa or EMV contactless. | Select PN5180A0HN/C1 only when FeliCa and hardware MIFARE crypto are unnecessary and LLCP stack integration is prioritized. |
| CLRC66403HNE | Successor with enhanced EMI immunity, extended LPCD range, and updated EMVCo certification (v4.0); same HVQFN32 footprint. | Required for new EMVCo Level 1 certification submissions after Q3 2025; backward-compatible register map. | Choose CLRC66403HNE for greenfield designs targeting long-term certification compliance and improved noise resilience in dense RF environments. |
Compared with PN5180A0HN/C1, OM26630FDKM provides full FeliCa decode and hardware MIFARE encryption essential for Japan and EU transit systems; versus CLRC66403HNE, it offers proven qualification for legacy EMVCo v3.2 deployments and lower unit cost where latest certification isn't mandated.
Availability
OM26630FDKM is available at Aetrix Electronics and suitable for access control terminals, gaming kiosks, industrial asset tag readers, and EMV contactless payment terminals requiring stable component supply, long-lifecycle support, and traceable sourcing from authorized NXP channels.
Supply support for OM26630FDKM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with over 20 years of NFC IP development and EMVCo certification expertise.
The CLRC663 product line - including OM26630FDKM - was engineered specifically for high-reliability, multi-standard NFC reader systems demanding hardware-accelerated crypto, ultra-low-power card detection, and robust RF performance in electrically noisy environments.
FAQ
What protocols does OM26630FDKM support natively without host firmware intervention?
OM26630FDKM natively handles ISO/IEC 14443-A framing, CRC/parity, FeliCa demodulation/decoding, and ISO/IEC 15693 framing - all within its hardware baseband. It also performs hardware-accelerated MIFARE Classic authentication and encryption. Host firmware manages higher-layer protocols (e.g., APDU exchange, SAM session keys), but bit-level RF timing, modulation, and error detection are fully autonomous in OM26630FDKM.
Does OM26630FDKM require external RF matching components?
Yes - OM26630FDKM requires an external antenna matching network (typically L-C tank with series/parallel capacitors and resistors) between TX1/TX2 outputs and the antenna coil. The IC integrates the 13.56 MHz transmitter power amplifier but does not include antenna tuning components; design guidelines for 50 Ω or 100 Ω differential matching are provided in NXP AN11759.
Can OM26630FDKM operate with a 2.5 V supply?
No - OM26630FDKM corresponds to the CLRC66301/02 variant family, which specifies a minimum supply voltage of 3.0 V (see Table 1, Quick Reference Data). The 2.5 V minimum applies only to CLRC66303 variants (e.g., CLRC66303HNE), not OM26630FDKM. Operating below 3.0 V risks functional failure or undefined behavior.
How is the Secure Access Module (SAM) interfaced to OM26630FDKM?
OM26630FDKM provides a dedicated I²C interface (pins SCL_SAM and SDA_SAM) physically and electrically isolated from the main host I²C bus. This dual-I²C architecture prevents side-channel leakage between SAM cryptographic operations and host data traffic, satisfying EMVCo and Common Criteria requirements for secure key storage and transaction signing in OM26630FDKM-based payment terminals.
What is the maximum practical read distance achievable with OM26630FDKM?
With a well-tuned 50 mm × 50 mm PCB antenna and optimal matching, OM26630FDKM achieves up to 12 cm read distance for ISO/IEC 14443-A cards (e.g., MIFARE Classic 1K) under ideal lab conditions. Real-world distance depends on card type, antenna geometry, enclosure materials, and regulatory field strength limits - typical deployed systems achieve 5–8 cm in metal-enclosed access panels.
OM26630FDKM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- RFID Reader
- Frequency:
- 13.56MHz
- Contents:
- Board(s)
- Utilized IC / Part:
- CLRC663
OM26630FDKM FAQ
1.How can I place an order for OM26630FDKM through Aetrix?
Please submit a Request for Quotation (RFQ) for OM26630FDKM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OM26630FDKM reliable?
The price and inventory of OM26630FDKM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OM26630FDKM is usually 5 days.
3.What payment methods are accepted for OM26630FDKM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OM26630FDKM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OM26630FDKM?
OM26630FDKM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OM26630FDKM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OM26630FDKM?
For technical support, including OM26630FDKM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OM26630FDKM requirements.
6.How does Aetrix verify that OM26630FDKM is sourced from the original manufacturer or authorized distributors?
All OM26630FDKM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OM26630FDKM meets industry standards.
7.What is the process for return or replacement of OM26630FDKM?
All OM26630FDKM units undergo pre-shipment inspection (PSI). If there is an issue with OM26630FDKM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OM26630FDKM part is unused and in its original packaging.
Return procedure for OM26630FDKM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OM26630FDKM Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

