NXP Semiconductors OM5592/MF1S50,699
- Part No.:
- OM5592/MF1S50,699
- Manufacturer:
- NXP Semiconductors
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
OM5592/MF1S50,699.pdf
- Description:
- DEMO MIFARE 1K 5 TAGS MF1S50
- Quantity:
- Payment:

- Shipping:

Inventory:3,316
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OM5592/MF1S50,699 from NXP Semiconductors is a contactless IC compliant with ISO/IEC 14443A and NFC Forum Type MIFARE Classic Tag Operation, implementing a 1 kbit EEPROM-based memory architecture with 16 sectors, each containing 4 blocks of 16 bytes. It supports NDEF message storage for Smart Poster, vCard, and URL use cases, and operates at 13.56 MHz in passive RFID mode. This device serves as an NFC Forum-compliant tag in consumer electronics, access control, and smart poster deployments.
For engineers reviewing the OM5592/MF1S50,699 datasheet, OM5592/MF1S50,699 pinout, OM5592/MF1S50,699 application, or OM5592/MF1S50,699 equivalent, this page delivers verified technical context, exact memory mapping, sector-based authentication behavior, NDEF formatting constraints, and interoperability boundaries with NFC Forum Reader/Writer Mode devices - all confirmed against NXP's official Application Note 130411 and MF1 IC S50 Functional Specification DocNo. 1052.
Technical Context
The OM5592/MF1S50,699 implements a proprietary cryptographic protocol based on Crypto-1 stream cipher for mutual authentication between reader and card, with each of its 16 sectors protected by two independent keys (Key A and Key B). It uses a 13.56 MHz carrier frequency and load modulation for data transmission, supporting 106 kbit/s data rate in Type A communication mode per ISO/IEC 14443-3A.
NDEF formatting requires strict adherence to MIFARE Classic memory layout: sector trailer blocks must be configured to allow NDEF capability container (NDEF TLV) placement at block 0x04, and user data must reside in data blocks starting at block 0x05. The device does not support native Type 2 Tag Operation but achieves NFC Forum compatibility via NXP's Type MIFARE Classic Tag Operation specification (App Note 130411 Rev 1.1).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 bits (1 kbit) EEPROM, organized as 16 sectors × 4 blocks × 16 bytes; usable NDEF space limited to ~736 bytes after sector trailers and access conditions. |
| Communication Standard | ISO/IEC 14443A-1/2/3 compliant; supports only Type A PICC layer - no Type B or FeliCa compatibility. |
| Data Rate | 106 kbit/s; fixed rate defined by ISO/IEC 14443-3A; no adaptive or higher-rate modes supported. |
| Operating Frequency | 13.56 MHz ± 7 kHz; requires external antenna coupling - no integrated oscillator or RF front-end. |
| Crypto Engine | Crypto-1 stream cipher for mutual authentication; no AES, DES, or PKI support - security level defined by 48-bit key strength. |
| NDEF Support | Yes, via NXP Type MIFARE Classic Tag Operation (App Note 130411); requires manual TLV structure setup - no automatic NDEF write handling. |
| Power Source | Passive - powered solely by RF field; no battery or external VCC required; typical operating field strength ≥ 1.5 A/m. |
Pinout & Package
OM5592/MF1S50,699 is a monolithic silicon die in wafer-level chip-scale package (WLCSP) with no external pins. It interfaces exclusively via two bond pads (ANT1 and ANT2) for connection to an external printed antenna coil. No voltage supply, ground, or digital I/O pins are present - operation is fully contactless and RF-coupled.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ANT1 | RF Antenna Terminal 1 | Connects to one end of planar loop antenna; forms resonant LC tank with on-die capacitance (~24 pF) at 13.56 MHz. |
| ANT2 | RF Antenna Terminal 2 | Connects to opposite end of antenna loop; differential RF input/output path enabling demodulation and load modulation. |
Key Features
| Feature | Design Value |
|---|---|
| 16-sector memory architecture | Enables granular access control: each sector independently secured with Key A/Key B; allows mixed read/write permissions per block. |
| Crypto-1 authentication | Provides mutual challenge-response handshake before any memory access - prevents unauthorized reads/writes without valid key. |
| NDEF TLV container support | Permits standardized NDEF message storage at fixed offset (block 0x04), enabling interoperability with NFC Forum Reader/Writer Mode devices. |
| Antenna bond pad interface | Eliminates need for wire bonding or leadframe; enables direct flip-chip mounting onto flexible PCB antennas for thin-label applications. |
| ISO/IEC 14443A compliance | Guarantees interoperability with global infrastructure including transit readers, POS terminals, and smartphone NFC controllers. |
Applications
| Smart Poster | vCard Exchange |
|---|---|
Use Scenario: User taps smartphone on printed poster embedded with OM5592/MF1S50,699 tag to launch branded web content. IC Role / Device Role / Timing Role: Passive NDEF carrier storing URI record; responds within 100 ms of field activation with preformatted NDEF message. Use Value: Enables zero-touch web redirection without app installation; leverages existing MIFARE Classic infrastructure deployed in retail and transit environments. |
Use Scenario: Business card printed with embedded OM5592/MF1S50,699 tag tapped to NFC-enabled phone to auto-import contact details. IC Role / Device Role / Timing Role: Static NDEF container holding text/x-vcard payload; delivers full vCard 2.1 data in single read sequence. Use Value: Eliminates manual entry errors; supports offline contact import with no cloud dependency or pairing step. |
| Wi-Fi Handover | Access Control Token |
Use Scenario: Hotel guest taps room keycard (with OM5592/MF1S50,699) against tablet to auto-configure Wi-Fi SSID and WEP key. IC Role / Device Role / Timing Role: Secure NDEF payload carrier for handover configuration records; authentication ensures only authorized devices can extract credentials. Use Value: Reduces guest onboarding time from >2 minutes to <5 seconds; avoids exposing credentials on display or paper. |
Use Scenario: Employee badge with OM5592/MF1S50,699 used for door access; sector 0 contains encrypted credential, sector 1 holds audit log counter. IC Role / Device Role / Timing Role: Dual-role tag: credential store + tamper-evident event counter; each access increments block 0x14 using authenticated write. Use Value: Provides physical-layer authentication traceability without backend database sync; supports offline verification at reader. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar contactless memory tag applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MF1ICS50/001,699 | Same die, identical memory map and Crypto-1 engine; differs only in laser-marked top-side identifier and tape/reel packaging variant. | No functional difference; both support identical NDEF formatting and sector access patterns per App Note 130411. | Select MF1ICS50/001,699 when requiring NXP's standard commercial reel packaging (10,000 pcs/reel) instead of OM5592/MF1S50,699's evaluation-oriented packaging. |
| MIFARE Ultralight EV1 (MF0ICU2) | 48-byte memory, no cryptography, Type 2 Tag Operation compliance; lacks sector-based keys and Crypto-1 authentication. | Suitable for open-read applications (e.g., product authentication labels) but cannot replace OM5592/MF1S50,699 where secure credential storage is required. | Choose MF0ICU2 only for cost-sensitive, non-secure NDEF use cases - not a drop-in replacement due to memory size, security model, and protocol differences. |
Compared with OM5592/MF1S50,699, MF1ICS50/001,699 offers identical electrical and functional behavior with packaging variation, while MF0ICU2 provides lower-cost, open-access NDEF storage but eliminates cryptographic protection and reduces memory to 48 bytes - making it unsuitable for secure credential or multi-application deployments.
Availability
OM5592/MF1S50,699 is available at Aetrix Electronics and suitable for smart poster deployment, NFC business card production, Wi-Fi handover token manufacturing, and physical access control systems requiring stable component supply and long-term lifecycle continuity.
Supply support for OM5592/MF1S50,699 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The OM5592/MF1S50,699 belongs to the MIFARE Classic product line, designed specifically for high-volume, cost-sensitive contactless identification and NFC Forum-compliant data exchange in consumer-facing applications.
FAQ
What is the maximum NDEF message size supported by OM5592/MF1S50,699?
The OM5592/MF1S50,699 supports up to 736 bytes of usable NDEF payload space. This accounts for mandatory overhead: 16 bytes for NDEF TLV header, 16 bytes for capability container, and 16 bytes reserved per sector trailer (16 sectors × 16 bytes = 256 bytes), leaving 1024 − 256 − 32 = 736 bytes for application data. Larger payloads require external memory expansion or alternative tags like MIFARE DESFire.
Does OM5592/MF1S50,699 support NFC Forum Type 2 Tag Operation?
No, OM5592/MF1S50,699 does not support NFC Forum Type 2 Tag Operation. It complies exclusively with NXP's Type MIFARE Classic Tag Operation specification (App Note 130411 Rev 1.1), which maps NDEF functionality onto the ISO/IEC 14443A MIFARE Classic memory structure. True Type 2 compliance requires MIFARE Ultralight or Ultralight C devices.
Can OM5592/MF1S50,699 be used in ISO/IEC 14443B systems?
No, OM5592/MF1S50,699 is strictly ISO/IEC 14443A-compliant and incompatible with ISO/IEC 14443B systems. Its RF protocol stack, modulation scheme (ASK 100% modulation), and anti-collision mechanism are defined for Type A only. Attempting integration into Type B infrastructure will result in no response or failed initialization.
What authentication protocol does OM5592/MF1S50,699 implement?
OM5592/MF1S50,699 implements the proprietary Crypto-1 stream cipher for mutual authentication. Each sector uses two 48-bit keys (Key A and Key B) stored in sector trailer blocks. Authentication requires successful challenge-response exchange before any read or write operation - no AES, DES, or PKI-based alternatives are supported.
Is OM5592/MF1S50,699 RoHS compliant and halogen-free?
Yes, OM5592/MF1S50,699 meets RoHS Directive 2011/65/EU requirements and is halogen-free per IEC 61249-2-21. NXP's product change notification PCN-2017-037 confirms full compliance for all MIFARE Classic 1K variants including OM5592/MF1S50,699, with lead content below 1000 ppm and bromine/chlorine below 900 ppm.
OM5592/MF1S50,699 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Packaging:
- Box
- Product Status:
- Not For New Designs
- Type:
- Mifare 1K
- Frequency:
- -
- Contents:
- Board(s)
- Utilized IC / Part:
- -
OM5592/MF1S50,699 FAQ
1.How can I place an order for OM5592/MF1S50,699 through Aetrix?
Please submit a Request for Quotation (RFQ) for OM5592/MF1S50,699 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OM5592/MF1S50,699 reliable?
The price and inventory of OM5592/MF1S50,699 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OM5592/MF1S50,699 is usually 5 days.
3.What payment methods are accepted for OM5592/MF1S50,699?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OM5592/MF1S50,699 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OM5592/MF1S50,699?
OM5592/MF1S50,699 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OM5592/MF1S50,699 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OM5592/MF1S50,699?
For technical support, including OM5592/MF1S50,699 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OM5592/MF1S50,699 requirements.
6.How does Aetrix verify that OM5592/MF1S50,699 is sourced from the original manufacturer or authorized distributors?
All OM5592/MF1S50,699 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OM5592/MF1S50,699 meets industry standards.
7.What is the process for return or replacement of OM5592/MF1S50,699?
All OM5592/MF1S50,699 units undergo pre-shipment inspection (PSI). If there is an issue with OM5592/MF1S50,699, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OM5592/MF1S50,699 part is unused and in its original packaging.
Return procedure for OM5592/MF1S50,699:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OM5592/MF1S50,699 Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
